Agilent Technologies 8935 Series E6381A TDMA Cellular/PCS Base Station Test Set

Assembly Level Repair

Firmware Version A.02.01 and above

Agilent Technologies

Notice

Information contained in this document is subject to change without notice.

All Rights Reserved. Reproduction, adaptation, or translation without prior written permission is prohibited, except as allowed under the copyright laws.

This material may be reproduced by or for the U.S. Government pursuant to the Copyright License under the clause at DFARS 52.227-7013 (APR 1988).

Contents

Contents

Contents

Contents

Contents

Contents

Contents

1   General Information

This chapter contains generic information about the product, safety, warranty, sales and service offices, power cables, and other information.

Manufacturer's Declaration

This statement is provided to comply with the requirements of the German Sound Emission Directive, from 18 January 1991.

This product has the following sound pressure emission specification:

- sound pressure Lp <70 dB(A)
- at the operator position
- under normal operation
- according to ISO 7779:1988/EN 27779:1991 (Type Test).

Herstellerbescheinigung

Diese Information steht im Zusammenhang mit den Anforderungen der Maschinenlärminformationsverordnung vom 18 Januar 1991.

- Schalldruckpegel Lp < 70 dB(A).
- Am Arbeitsplatz.
- Normaler Betrieb.
- Nach ISO 7779:1988/EN 27779:1991 (Typprüfung).

Safety Considerations

GENERAL

This product and related documentation must be reviewed for familiarization with safety markings and instructions before operation.

This product has been designed and tested in accordance with IEC Publication 61010-1+A1+A2:1992 Safety Requirements for Electrical Equipment for Measurement, Control and Laboratory Use and has been supplied in a safe condition. This instruction documentation contains information and warnings which must be followed by the user to ensure safe operation and to maintain the product in a safe condition.

SAFETY EARTH GROUND

A uninterruptible safety earth ground must be provided from the main power source to the product input wiring terminals, power cord, or supplied power cord set.

CHASSIS GROUND TERMINAL

To prevent a potential shock hazard, always connect the rear-panel chassis ground terminal to earth ground when operating this instrument from a dc power source.

SAFETY SYMBOLS

Indicates instrument damage can occur if indicated operating limits are exceeded. Refer to the instructions in this guide.

Indicates hazardous voltages.

Indicates earth (ground) terminal

WARNING   **A WARNING note denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly performed or adhered to, could result in personal injury. Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met.**

CAUTION   A CAUTION note denotes a hazard. It calls attention to an operation procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond an CAUTION note until the indicated conditions are fully understood and met.

Safety Considerations for this Instrument

WARNING

Whenever it is likely that the protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation.

If this instrument is to be energized via an autotransformer (for voltage reduction), make sure the common terminal is connected to the earth terminal of the power source.

If this product is not used as specified, the protection provided by the equipment could be impaired. This product must be used in a normal condition (in which all means for protection are intact) only.

No operator serviceable parts in this product. Refer servicing to qualified personnel. To prevent electrical shock, do not remove covers.

Servicing instructions are for use by qualified personnel only. To avoid electrical shock, do not perform any servicing unless you are qualified to do so.

The opening of covers or removal of parts is likely to expose dangerous voltages. Disconnect the product from all voltage sources while it is being opened.

Adjustments described in the manual are performed with power supplied to the instrument while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

For Continued protection against fire hazard, replace the line fuse(s) with T 250 V 5.0 A fuse(s) or the same current rating and type. Do not use repaired fuses or short circuited fuseholders.

WARNING   ⚠   **This product is a Safety Class I instrument (provided with a protective earthing ground incorporated in the power cord). The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. Any interruption of the protective conductor inside or outside of the product is likely to make the product dangerous. Intentional interruption is prohibited.**

WARNING   **Always use the three-prong ac power cord supplied with this product. Failure to ensure adequate earth grounding by not using this cord may cause personal injury and/or product damage.**

This product is designed for use in Installation Category II and Pollution Degree 3 per IEC 61010 and IEC 60664 respectively.

This product has autoranging line voltage input, be sure the supply voltage is within the specified range.

To prevent electrical shock, disconnect instrument from mains (line) before cleaning. Use a dry cloth or one slightly dampened with water to clean the external case parts. Do not attempt to clean internally.

Ventilation Requirements: When installing the product in a cabinet, the convection into and out of the product must not be restricted. The ambient temperature (outside the cabinet) must be less than the maximum operating temperature of the product by 4° C for every 100 watts dissipated in the cabinet. If the total power dissipated in the cabinet is greater than 800 watts, then forced convection must be used.

WARNING   RUBIDIUM REFERENCE ASSEMBLY

The optional Rubidium Reference assembly of the Test Set contains the radioactive isotope Rubidium 87. This assembly contains no user serviceable parts. <u>DO NOT</u> attempt to repair it. There is no measurable external radiation. This assembly does not present a safety hazard. This assembly is regulated as a hazardous waste and must be disposed of in accordance with local, state, and federal regulations. For important shipping information, see

<u>FOR GROUND TRANSPORTATION IN THE U.S.A:</u>

This package conforms to the conditions and limitations specified in 49CFR 173.424 for radioactive material, excepted package – instruments, UN2910.

<u>**FOR AIR TRANSPORTATION IN THE U.S.A. AND INTERNATIONAL:**</u>

This instrument must be shipped as cargo with the following endorsement in the nature and quantity of goods box on the air waybill, "Radioactive material, excepted package – instruments."

Figure 1-1   **Rubidium Transportation Labels**

Serial Number
Label

Option Label
003 = CDPD Option
AY5 = Rubidium Option

TRANSPORTATION LABEL

HEWLETT-PACKARD CO. SPOKANE 24001 E. MISSION AVE. LIBERTY LAKE, WA. 99019

FOR U.S.A. GROUND TRANSPORTATION: THIS PACKAGE CONFORMS TO THE CONDITIONS AND LIMITA-TIONS SPECIFIED IN 49CFR 173.424 FOR "RADIOACTIVE MATERIAL, EXCEPTED PACKAGE - INSTRUMENTS, UN 2910"

FOR U.S.A. AND INTERNATIONAL AIR TRANSPORTATION: THIS INSTRUMENT MUST BE SHIPPING AS CARGO WITH THE FOLLOWING ENDORSE-MENT IN THE NATURE AND QUANTITY OF GOODS BOX ON THE AIR WAYBILL "RADIO-ACTIVE MATERIAL, EXCEPTED PACKAGE-INSTRUMENTS"

WARNING

The optional Rubidium Reference assembly (OPTION AY5) contains the radioactive isotope Rubidium 87. For Test Sets with this option, there are strict transportation requirements. See transportation label on Test Set. Fines and penalties can results if the directions on the label are not followed.

If the Test Set is upgraded with this option, you must place the transportation label on the Test Set. Failure to do so can result in fines and penalties.

If the rubidium assembly is permanently removed from the Test Set, the transportation label must also be removed. Failure to remove the label when the rubidium assembly is removed can also result in fines and penalties.

labels.eps

Product Markings

The CE mark shows that the product complies with all relevant European legal Directives (if accompanied by a year, it signifies when the design was proven).

The CSA mark is a registered trademark of the Canadian Standards Association.

Certification

Agilent Technologies certifies that this product met its published specifications at the time of shipment from the factory. Agilent further certifies that its calibration measurements are traceable to the United States National Institute of Standards and Technology, to the extent allowed by the Institute's calibration facility, and to the calibration facilities of other International Standards Organization members.

DECLARATION OF CONFORMITY
According to ISO/IEC Guide 22 and CEN/CENELEC EN45014

Manufacturer's Name:	**Agilent Technologies UK Limited**
Manufacturer's Address:	Electronic Products Solutions Group - Queensferry South Queensferry West Lothian, EH30 9TG Scotland, United Kingdom

Declares that the product

Product Name:	TDMA PCS Base Station Test Set
Model Number:	E6381A
Product Options:	This declaration covers all options of the above product as detailed in TCF A-5951-9852-02.

EMC:

Conforms with the protection requirements of European Council Directive 89/336/EEC on the approximation of the laws of the member states relating to electromagnetic compatibility, against EMC test specifications EN 55011:1991 (Group 1, Class A) and EN 50082-1:1992.

As Detailed in:	Electromagnetic Compatibility (EMC) Technical Construction File (TCF) No. A-5951-9852-02.
Assessed by:	DTI Appointed Competent Body EMC Test Centre, GEC-Marconi Avionics Ltd., Maxwell Building, Donibristle Industrial Park, Hillend, Dunfermline KY11 9LB Scotland, United Kingdom

Technical Report Number:6893/2201/CBR, dated 23 September 1997

Safety:

The product conforms to the following safety standards:

IEC 61010-1(1990) +A1(1992) +A2(1995) / EN 61010-1:1993
IEC 60825-1(1993) / EN 60825-1:1994
Canada / CSA-C22.2 No. 1010.1-93

The product herewith complies with the requirements of the Low Voltage Directive 73/23/EEC, and carries the CE mark accordingly

South Queensferry, Scotland.   *1st November 2000*

*R.M. Evans / Manufacturing
Engineering Manager*

For further information, please contact your local Agilent Technologies sales office, agent, or distributor.

Agilent Technologies Warranty Statement for Commercial Products

**E6381A
TDMA/Cellular
PCS Base
Station Test Set**

**Duration of
Warranty: 1 Year**

1. Agilent warrants Agilent hardware, accessories and supplies against defects in materials and workmanship for the period specified above. If Agilent receives notice of such defects during the warranty period, Agilent will, at its option, either repair or replace products which prove to be defective. Replacement products may be either new or like-new.

2. Agilent warrants that Agilent software will not fail to execute its programming instructions, for the period specified above, due to defects in material and workmanship when properly installed and used. If Agilent receives notice of such defects during the warranty period, Agilent will replace software media which does not execute its programming instructions due to such defects.

3. Agilent does not warrant that the operation of Agilent products will be uninterrupted or error free. If Agilent is unable, within a reasonable time, to repair or replace any product to a condition as warranted, customer will be entitled to a refund of the purchase price upon prompt return of the product.

4. Agilent products may contain remanufactured parts equivalent to new in performance or may have been subject to incidental use.

5. The warranty period begins on the date of delivery or on the date of installation if installed by Agilent. If customer schedules or delays Agilent installation more than 30 days after delivery, warranty begins on the 31st day from delivery.

6. Warranty does not apply to defects resulting from (a) improper or inadequate maintenance or calibration, (b) software, interfacing, parts or supplies not supplied by Agilent, (c) unauthorized modification or misuse, (d) operation outside of the published environmental specifications for the product, or (e) improper site preparation or maintenance.

7. TO THE EXTENT ALLOWED BY LOCAL LAW, THE ABOVE WARRANTIES ARE EXCLUSIVE AND NO OTHER WARRANTYOR CONDITION, WHETHER WRITTEN OR ORAL IS EXPRESSED OR IMPLIED AND Agilent SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OR CONDITIONS OR MERCHANTABILITY, SATISFACTORY QUALITY, AND FITNESS FOR A PARTICULAR PURPOSE.

8. Agilent will be liable for damage to tangible property per incident up to the greater of $300,000 or the actual amount paid for the product that is the subject of the claim, and for damages for bodily injury or death, to the extent that all such damages are determined by a court of competent jurisdiction to have been directly caused by a defective Agilent product.

9. TO THE EXTENT ALLOWED BY LOCAL LAW, THE REMEDIES IN THIS WARRANTY STATEMENT ARE CUSTOMER'S SOLE AND EXCLUSIVE REMEDIES. EXCEPT AS INDICATED ABOVE, IN NO EVENT WILL Agilent OR ITS SUPPLIERS BE LIABLE FOR LOSS OF DATA OR FOR DIRECT, SPECIAL, INCIDENTAL, CONSEQUENTIAL (INCLUDING LOST PROFIT OR DATA), OR OTHER DAMAGE, WHETHER BASED IN CONTRACT, TORT, OR OTHERWISE.

   FOR CONSUMER TRANSACTIONS IN AUSTRALIA AND NEW ZEALAND: THE WARRANTY TERMS CONTAINED IN THIS STATEMENT, EXCEPT TO THE EXTENT LAWFULLY PERMITTED, DO NOT EXCLUDE RESTRICT OR MODIFY AND ARE IN ADDITION TO THE MANDATORY STATUTORY RIGHTS APPLICABLE TO THE SALE OF THIS PRODUCT TO YOU.

Assistance

Product maintenance agreements and other customer assistance agreements are available for Agilent Technologies products. For any assistance, contact your nearest Agilent Technologies Sales and Service Office.

Table 1-1   Regional Sales and Service Office s

United States of America: Agilent Technologies Test and Measurement Call Center P.O. Box 4026 Englewood, CO 80155-4026 (tel) 1 800 452 4844	Canada: Agilent Technologies Canada Inc. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (tel) 1 877 894 4414	Europe: Agilent Technologies European Marketing Organization P.O. Box 999 1180 AZ Amstelveen The Netherlands (tel) (3120) 547 9999
Japan: Agilent Technologies Japan Ltd. Measurement Assistance Center 9-1 Takakura-Cho, Hachioji-Shi, Tokyo 192-8510, Japan (tel) (81) 456-56-7832 (fax) (81) 426-56-7840	Latin America: Agilent Technologies Latin America Region Headquarters 5200 Blue Lagoon Drive, Suite #950 Miami, Florida 33126 U.S. A. (tel) (305) 267 4245 (fax) (305) 267 4286	Australia/New Zealand: Agilent Technologies Australia Pty Ltd. 347 Burwood Highway Forest Hill, Victoria 3131 (tel) 1 800 629 485 (Australia) (fax) (61 3) 9272 0749 (tel) 0 800 738 378 (New Zealand) (fax) (64 4) 802 6881
Asia Pacific: Agilent Technologies 24/F, Cityplaza One, 111 Kings Road, Taikoo Shing, Hong Kong (tel) (852) 3197 7777 (fax) (852) 2506 9233		

Power Cables

Table 1-2 **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Earth Ground / Line / Neutral	**Straight/Straight Straight/90°**	**8120-1689 8120-1692**	**79 inches, mint gray 79 inches, mint gray**

Used in the following locations
Afghanistan, Albania, Algeria, Angola, Armenia, Austria, Azerbaijan, Azores
Bangladesh, Belgium, Benin, Bolivia, Boznia-Herzegovina, Bulgaria, Burkina Faso, Burma, Burundi, Byelarus
Cameroon, Canary Islands, Central AfricanRepublic, Chad, Chile, Comoros, Congo, Croatia, Czech Republic, Czechoslovakia
Denmark, Djibouti
East Germany, Egypt, Estonia, Ethiopia
Finland, France, French Guiana, French Indian Ocean Areas
Gabon, Gaza Strip, Georgia, Germany, Gozo, Greece
Hungary
Iceland, Indonesia, Iran, Iraq, Israel, Italy, Ivory Coast
Jordan
Kazakhstan, Korea, Kyrgystan
Latvia, Lebanon, Libya, Lithuania, Luxembourg
Macedonia, Madeira Islands, Malagasy Republic, Mali, Malta, Mauritania, Miquelon, Moldova, Mongolia, Morocco, Mozambique
Nepal, Netherlands, Netherlands Antilles, Niger, Norway
Oman
Pakistan, Paraguay, Poland, Portugal
Rep. South Africa, Romania, Russia, Rwanda
Saudi Arabia (220V), Senegal, Slovak Republic, Slovenia, Somalia, Spain, Spanish Africa, Sri Lanka, St.Pierce Islands

Table 1-2   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Earth Ground / Line / Neutral	**Straight/Straight** **Straight/90°**	**8120-1689** **8120-1692**	**79 inches, mint gray** **79 inches, mint gray**
Sweden, Syria			
Tajikistan, Thailand, Togo, Tunisia, Turkey, Turkmenistan			
USSR, Ukraine, Uzbekistan			
Western Africa, Western Sahara			
Yugoslavia			
Zaire			

Table 1-3   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Earth Ground / Line / Line	Straight/Straight	8120-0698	90 inches, black
Used in the following locations			
Peru			

Table 1-4   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Line / Neutral / Earth Ground	Straight/Straight Straight/90°	8120-2104 8120-2296	79 inches, gray 79 inches, gray
Used in the following locations			

Table 1-4 **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Switzerland			

Table 1-5 **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
125V Earth Ground Neutral Line	Straight/Straight Straight/90 Straight/Straight	8120-1378 8120-1521 8120-1751	90 inches, jade gray 90 inches, jade gray 90 inches, jade gray
Used in the following locations			
American Samoa			
Bahamas, Barbados, Belize, Bermuda, Brazil,			
Caicos, Cambodia, Canada, Cayman Islands, Columbia, Costa Rica, Cuba			
Dominican Republic			
Ecuador, El Salvador			
French West Indies			
Guam, Guatemala, Guyana			
Haiti, Honduras			
Jamaica			
Korea			
Laos, Leeward and Windward Is., Liberia			
Mexico, Midway Islands			
Nicaragua			
Other Pacific Islands			
Panama, Philippines, Puerto Rico			
Saudi Arabia (115V,127V), Suriname			

Table 1-5   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Taiwan, Tobago, Trinidad, Trust Territories of Pacific Islands			
Turks Island			
United States			
Venezuela, Vietnam, Virgin Islands of the US			
Wake Island			

Table 1-6   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
JIS C 8303, 100 V Earth Ground Neutral Line	Straight/Straight Straight/90°	8120-4753 8120-4754	90 inches, dark gray 90 inches, dark gray
Used in the following locations			
Japan			

Table 1-7   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Earth Groun Neutral Line	90° /STRAIGHT 90°/90° Straight/Straight	8120-2956 8120-2957 8120-3997	79 inches, gray 79 inches, gray 79 inches, gray
Used in the following locations			
Denmark			
Greenland			

Table 1-8   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
	Straight/Straight Straight/90°	8120-4211 8120-4600	79 inches, mint gray 79 inches, mint gray
Used in the following locations			
Botswana			
India			
Lesotho			
Malawi			
South-West Africa (Namibia), Swaziland			
Zambia, Zimbabwe			

Table 1-9   **Power Cables**

Plug Type (Male)	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
	90°/Straight 90°/90°	8120-1351 8120-1703	90 inches, mint gray 90 inches, mint gray
Used in the following locations			
Bahrain, British Indian Ocean Terr., Brunei			
Canton, Cyprus			
Enderbury Island, Equatorial Guinea			
Falkland Islands, French Pacific Islands			
Gambia, Ghana, Gibraltar, Guinea			
Hong Kong			
Ireland			
Kenya, Kuwait			
Macao, Malaysia, Mauritius			

Table 1-9   **Power Cables**

Plug Type (Male)	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Nigeria			
Qatar			
Seychelles, Sierra Leone, Singapore, Southern Asia, Southern Pacific Islands, St. Helena, Sudan			
Tanzania			
Uganda, United Arab Emirates, United Kingdom			
Yeman (Aden & Sana)			

Table 1-10   **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Earth Ground Line Neutral	Straight/Straight Straight/90°	8120-1369 8120-0696	79 inches, gray 80 inches, gray
Used in the following locations			
Argentina, Australia			
China (People's Republic)			
New Zealand			
Papua New Guinea			
Uruguay			
Western Samoa			

Table 1-11 **Power Cables**

Plug Type	Plug Descriptions male/female	Agilent Part # (cable & plug)	Cable Descriptions
Earth Ground Line Neutral	Straight/Straight Straight/Straight Straight/90° Straight/90°	8120-1860 8120-1575 8120-2191 8120-4379	60 inches, jade gray 30 inches, jade gray 60 inches, jade gray 15.5 inches, jade gray
Used in the following locations			
System Cabinets			

ATTENTION

Static Sensitive
Devices

This instrument was constructed in an ESD (electro-static discharge) protected environment. This is because most of the semiconductor devices used in this instrument are susceptible to damage by static discharge.

Depending on the magnitude of the charge, device substrates can be punctured or destroyed by contact or mere proximity of a static charge. The result can cause degradation of device performance, early failure, or immediate destruction.

These charges are generated in numerous ways such as simple contact, separation of materials, and normal motions of persons working with static sensitive devices.

When handling or servicing equipment containing static sensitive devices, adequate precautions must be taken to prevent device damage or destruction.

Only those who are thoroughly familiar with industry accepted techniques for handling static sensitive devices should attempt to service circuitry with these devices.

Documentation

Conventions Used in This Manual

The following conventions are used throughout this manual to help clarify instructions and reduce unnecessary text:

*   "Test Set" refers to the Agilent Technologies 8935 Series E6381A TDMA Base Station Test Set.

*   Test Set keys are indicated like this: **Preset**

*   Test Set screen information, such as a measurement result or an error message, is shown like this: `TX Channel Power -1.3 dBm`

NOTE   HP-IB and GPIB are one and the same.

What is in This Manual

This chapter contains generic information about the product, safety, warranty, sales and sercvice offices, power-cables, and other information.

This chapter contains general information about the Test Set anf how to service it.

This chapter explains how to isolate a problem to the defective assembly. Troubleshooting uses the Test Set's built-in diagnostics. If diagnostics can't identify the faulty assembly, supplementary information in the form of manual troubleshooting procedures is provided.

This chapter describes the preventative maintenance procedures recommended for the Test Set.

This chapter explains how to disassemble the Test Set for major assembly replacement.

This chapter contains the replaceable assembly and component information for the Test Set. Use the illustrations in this chapter to identify the replaceable parts and See "Parts List" on page 153 for part numbers.

Chapter 7, "Periodic Adjustments," on page159

This chapter contains the periodic adjustment procedures for the Test Set.

Chapter 8, "Performance Tests," on page 173

This chapter contains the performance test procedures for the Test Set. The tests in this chapter verify that the Test Set performs to it's published specifications.

Chapter 9, "Performance Test Records," on page223

Use this chapter to record the results of the performance tests in Chapter 8, "Performance Tests," on page 173

Chapter 10, "Block Diagrams," on page 273

This chapter contains block diagrams and desctiptions that focus on how the Test Set generates signals and makes measurements. It also has I/O signal information that can be used to help isolate a problem to the assembly level if the Test Set's diagnostic programs.

Which Document is Required?

The following documents are part of the Agilent Technologies 8935 document set. Use the table to help you decide which document you need.

Table 1-12   Document Navigation

Document	Part Number	Usage
Technical Specifications Publication	5966-3732EE	Test Set's specifications data sheet
GPIB Syntax	E6381-90014	GPIB guide
Assembly Level Repair Guide (this manual)	E6381-90015	Use this manual to perform calibration on the Test Set and for general service information.
AMPS Application Guide	E6381-90017	Use this manual for making AMPS base station measurements.
Programmer's Guide	E6380-90018	Use this manual to learn how to write programs for the Test Set.
Reference Guide	E6381-90019	Use this manual for general information on accessing and changing settings, general Test Set operation, connector descriptions, and error messages. It also contains information on loading and running the various automated test routines (RF Tools) built in the Test Set.
CD-ROM Disk	E6381-90020	This disk contains all or most of the above mentioned manuals.

Trademark Acknowledgments

Hewlett-Packard® and HP® are registered trademarks of Hewlett-Packard Company.

Microsoft, Windows®, and MS-DOS®, are registered trademarks of Microsoft Corporation.

ProComm, is a registered trademark of DataStorm Technologies, Inc.

HyperTerminal© is a registered trademark of Hilgraeve, Incorporated.

Pentium® is a registered trademark of Intel Corporation.

2 Product Information

This chapter contains general information about the Test Set and how to service it.

Instrument Description

The Agilent Technologies 8935 Series E6381A TDMA Base Station Test Set is a one-box tool designed to meet the needs of installation teams, service providers, and network manufacturers when installing, testing, and maintaining TDMA base stations at both the cellular and PCS frequency bands. It also can be used to test AMPS base stations. Features include:

- Analog and digital (TDMA) capabilities

- Waveform quality EVM, frequency, timing, and phase analysis

- Automation software to increase measurement repeatability

- Optional CDPD (Cellular Digital Packet Data) capability

- Firmware upgradeable via PCMCIA to flash memory

Figure 2-1 **The Agilent Technologies 8935 Series E6381A TDMA Base Station Test Set**

e6381_1.eps

This Test Set utilizes a bright electroluminescent display for reading data. All connectors are recessed and mounted on one side allowing unobstructed, out-of-the-way hook up. Its rugged design includes a hand strap for portability, a membrane keypad, gasketed display, stand up operation, filtered airflow, and a rugged exterior to help protect the Test Set from bumps and shocks.

The user interface features pull down menus, one-key measurement execution, and fast measurement speed. Measurement data can be output to a printer or a PCMCIA memory card.

The Test Set's firmware is user upgradeable from the front panel (PCMCIA

memory card to internal flash memory). Thus, new features and capabilities can be added without returning the unit to the service center.

The Test Set contains a TDMA signal generator and a frequency translator which allow generation of TDMA signals at both cellular and PCS frequencies. TDMA tools include:

- Digital Analyzer
- Digital Generator
- Power Meter (peak and average)

Other test tools include:

- Spectrum Analyzer
- Oscilloscope
- AMPS Analyzer
- AC/DC Voltmeter
- AF and RF Generators
- Signaling Encoder and Decoder
- Built-in IBASIC Controller

For documentation on this Test Set, see "Which Document is Required?" on page 33.

CDPD, Option 003

This option supports Cellular Digital Packet Data (CDPD) digital signal generation and analysis. CDPD is a packet data system which overlays the existing Advanced Mobile Phone System (AMPS) voice system. CDPD is designed for small bursts of data and is not efficient for large file transfer applications.

CDPD uses a separate base station (Mobile Data Base Station, MDBS) and is integrated into the antenna system of a cell site. When there is no voice traffic on a designated AMPS voice channel, the MDBS may transmit packet data to mobile or fixed end stations. When AMPS voice traffic is assigned to that channel, the MDBS must power down and reacquire communications on another designated CDPD channel if available.

In the Test Set, the CDPD reference assembly, A2A35, and CDPD directional coupler, A2A135, provide the hardware and firmware for performing CDPD protocol processing.

Rubidium Reference, Option AY5

This option provides a rubidium oscillator which is used as the internal high stability timebase. The rubidium oscillator has increased frequency accuracy and reduced frequency drift over time than the standard high stability timebase.

The timebase is used as a reference for all of the RF signals generated by the Test Set. Adjusting a base station's transceivers using this timebase can minimize frequency errors. If this error is too large some mobile phones may not be able to synchronize with the base station. Also, see "RUBIDIUM REFERENCE ASSEMBLY" on page 16 for important information regarding this option.

Instrument Assemblies

Table 2-1 describes the major assemblies of the Agilent Technologies 8935 TDMA Cellular/PCS Base Station Test Set. Figure 2-2 on page 40 is a block diagram overview of the Test Set.

Table 2-1

Reference Designator	Assembly Name (Abbreviated Name)	Function or Description
A1	Front Panel	Contains display and keyboard sub assemblies
A1A1	Display	Display screen
A1A2	Keypad w/Frame	Keypad with frame
A1A3	RPG Assembly	Interface for front-panel-knob rotary pulse generator
A2A1	Motherboard	Provides connection and interface for assemblies
A2A10	PCMCIA Card Reader	Controller for PCMCIA card reader
A2A15	Rubidium Reference	OPTION AY5 only - optional precision timebase
A2A20	Spectrum Analyzer	Spectrum analyzer for signal analysis
A2A21	Receiver (RCVR)	IF filtering and demodulation
A2A22	Receiver Synthesizer (RCVR SYNTH)	Supplies local oscillator (LO) signal for IF creation
A2A23	High Stability Reference	Standard high stability timebase
A2A24	RF Output	Amplifies and conditions output signal of instrument
A2A25	Signal Generator Synthesizer	Provides CW signal for RF generator
A2A30	Memory/SBRC	Test Set's RAM and gated bus control
A2A31	Controller	Provides overall instrument control
A2A32	Signaling/Source	Source for the RF generator and AF generator and analyzer system
A2A33	Measurement	Provides oscilloscope, voltmeter, and counter functions
A2A34	Transmit Digital Signal Processor (TX DSP)	Generates digital signal for output signal and TDMA generator

Table 2-1

Reference Designator	Assembly Name (Abbreviated Name)	Function or Description
A2A35	CDPD	Option 003 only - CDPD reference
A2A36	Receive Digital Signal Processor (RX DSP)	Digital signal processing for the TDMA and CDPD Analyzers
A2A40	Audio Analyzer 2	Provides audio distortion analysis
A2A44	Modulation Distribution	Source for FM generator
A2A50	Display Drive	Controls display screen
A2A70	Control Interface	Interface assembly for side-panel GPIB, parallel, and serial ports
A2A80	Audio Analyzer 1	Provides audio filtering
A2A80A1	C-Message Filter	Audio filter
A2A80A2	6 kHz Bandpass Filter	Audio filter
A2A100	Premodulation Filter (Premod Filter)	TDMA data generation and instrument reference master (with external reference)
A2A110	Upconverter	Converts output signal to PCS frequencies
A2A115	Downconverter	Converts input frequencies to instrument level IF
A2A120	Reference Receiver/ IQ Modulator (REF RX/IQ MOD)	Receive-path IF downconversion and generator-path IQ modulation
A2A130	RF Input/Output (RF I/O)	RF input and output is directed through one assembly
A2A135	CDPD Directional Coupler	Option 003 only - couples CDPD signal to CDPD module
A2A200	100W Attenuator	Provides high-power RF attenuation
A2U1	DC Block Assembly	Standard AC Coupled feature on the RF Input / Output connector. Test sets with a serial prefix greater than GB4005xxxx include this feature and can be recognized by the AC Coupled label by the RF IN/Out connector
A3	Power Supply Assembly	Contains power supply, regulator, and fan assemblies
A3A1	Power Supply Regulator	Regulates the power supply output voltages

Figure 2-2   Overall Block Diagram

AGILENT TECHNOLOGIES 8935 SERIES E6381A TDMA TEST SET OVERALL BLOCK DIAGRAM

OPP - Over Power Protection
RPP - Reverse Power Protection
SBRC - Serial Bus Receiver Chip

Upgrades

Hardware and Firmware Enhancements

The hardware and firmware for this Test Set are being enhanced on a continuous basis. Hardware can be upgraded by ordering specific retrofit kits. Firmware is upgraded by downloading new firmware on PCMCIA memory cards onto flash ROMs located on the Controller assembly. The firmware for this Test Set has gone through several revisions to improve performance and fix problems.

It is recommended that the firmware be upgraded to the latest revision whenever the Test Set is repaired or a performance problem is found. This is important, especially if an assembly-level repair is performed by the exchange of assemblies. The replacement assemblies may require a later revision of the firmware for the assembly or Test Set to function correctly.

When downloading new firmware, a program is used that downloads the new firmware files from a PC memory card to the instrument. Table 2-2 and table 2-3 list the upgrade kits available. For ordering information, see "Service Information" on page 45.

Table 2-2   Firmware Upgrade Kits

Kit	Description
E6381A R58	Agilent Technologies 8935 Series E6381A TDMA Base Station Test Set Firmware (for customer/non-Agilent support personnel)
E6381-61858	Agilent Technologies 8935 Series E6381A TDMA Base Station Test Set Firmware (for Agilent Technologies support personnel)

Table 2-3   Hardware Upgrade Kits

Kit	Description
Agilent 8935 RD5 E6381A RD5 E6381ART R20 E6381ART R23 E6381ART R2K	• Rubidium Timebase. Contact factory at 1-800-827-3848. Installation may require return to the factory • DC BLOCK • SIDE IMPACT • CDMA_2000 .
E6381A 003	CDPD Capability. Contact factory at 1-800-827-3848. Installation may require return to the factory.

Table 2-3   Hardware Upgrade Kits

Kit	Description
Agilent 8935 RD5 E6380A RD5 E6380ART R20 E6380ART R23 E6380ART R2K	• High Stability Timebase • DC Block • Side Impact • CDMA_2000

Loading the Host or DSP Firmware

Follow the installation instructions supplied with the firmware upgrade kit.

Checking Firmware Version

The following procedure checks the current version of firmware in the Test Set.

1. Power on the Test Set.

2. Press the **Inst Config** key. The host firmware revision appears in the upper right corner of this screen.

3. To find the Receive (RX) DSP firmware revision level, select the title bar of the INSTRUMENT CONFIGURE screen. A drop down menu appears.

4. Select SERVICE. See figure 2-3.

Figure 2-3   SERVICE Screen

5. Select the `Latch` field.

6. Move the cursor to `rx_dsp_revision` under the `Choices:` menu and press

the knob.

7. The `Value` data field contains the RX DSP firmware revision date in the format YYYYMMDD (Y=year, M=month, D=day).

Repair Process

Repairing the Test Set consists of the following steps:

1. Isolate the problem to a faulty assembly within the Test Set. Refer to the Chapter 3, "Troubleshooting" on page 47.

2. Replace the faulty assembly.

3. Calibrate the Test System by regenerating calibration data, see Chapter 7, "Periodic Adjustments" on page 159.

4. Verify the performance of the Test Set, see Chapter 8, "Performance Tests" on page 173.

Lifting and Handling

When lifting and handling the Agilent 8935 CDMA Cellular/PCS Base Station Test Set use ergonomically correct procedures. Lift and carry by the strap on the side panel.

When moving the Test Set more than a few feet, be sure to replace the front screen cover.

Consumables

Two AA alkalyne batteries are supplied with the Test Set and must be replaced periodically. When replacing batteries always dispose of old batteries in a conscientious manner, following manufacturer's instructions.

Service Information

Factory Support

Troubleshooting assistance is available by e-mail (electronic mail), website, or telephone:

- Internet e-mail address
  `spokane_service@agilent.com`

- Agilent Support Website
  Use the URL: `http://www.agilent.com`, select **Products & Services**, then select **Test & Measurement** and finally select **Technical Support**. A wide range of documentation, hardware drivers and support information is available, including a part number search engine.

- U.S.A. and Canada only, M-F 8am -5 pm PST,
  toll free800-827-3848

- Outside North America, M-F 8 am - 5 pm PST,
  phone509-921-3848

- Application Support, M-F 8 am -5 pm PST,
  phone800-922-8920

Ordering Parts

To order parts, call Agilent Global Support Logistics (GSL):

- U.S.A only,
  Agilent Direct Parts Ordering, phone877-447-7278

- U.S.A and international,
  Agilent Service Parts Identification, phone877-447-7278

Repair and Calibration/
Instrument Support Center

- USA only, 800-403-0801

Test & Measurement Call Center

- USA only, 800-452-4844

3 Troubleshooting

This chapter explains how to isolate a problem to the defective assembly. Troubleshooting uses the Test Set's built-in diagnostics. If diagnostics can't identify the faulty assembly, supplementary information in the form of manual troubleshooting procedures is provided.

How to Troubleshoot the Test Set

The self-test diagnostic can be run three ways:

1. The test runs automatically when the Test Set is turned on. After the Test Set powers up, a message appears at the top of the display. If one or more tests fail, the message reports the failure with a hexadecimal code.

   During the test, coded failure information is displayed on four LEDs on the top of the Controller (A2A31) assembly, see figure 3-5 on page 53. The Test Set's cover must be removed to view these LEDs. See chapter 3 for disassembly and replacement instructions.

2. The test runs when the Test Set receives the query `*TST?` over GPIB. The resultant decimal code can be read over the bus.

3. The test runs when Functional Diagnostics are run and the `Self Test` is selected.

Document the result of each step in case you need to contact Agilent Technologies for service assistance. General troubleshooting steps are illustrated in figure 3-2 on page 50.

NOTE   Periodic Adjustment Interval

The calibration programs, Periodic Calibration and IQ Calibration, should be performed after the replacement of any assembly referred to in table 7-1 on page 160, or at least every 24 months. See "Periodic Adjustments" on page 160 for details.

On power-up, the Test Set runs the Self-Test Diagnostics. Most of the Test Set's digital control functions are tested. The outcome of the test appears on the display (if operating) and on four LEDs seen through an access hole in the internal cover, see figure 3-1.

Figure 3-1   **LEDs**

Figure 3-2   **Agilent Technologies 8935 Test Set Troubleshooting Flowchart**

BEGIN

Step 1. Power-up the Test Set to run self test diagnostics.

Is the fan running?   **NO**

YES

Check for faulty:
1. fan (if not running)
2. power supply assembly
See "If the Test Set Fails to Power-up" on page 51

Perform "Product Verification" on page 89.

Is display screen blank?   **YES**

NO

Turn off Test Set and remove external and internal covers. Power-up Test Set and read status LEDs for self-test errors Refer to "Reading LED Codes" on page 54.

Self-test error problem?   **YES**

NO

Component problem. Repair Test Set and perform "Product Verification" on page 89.

Display problem, replace display and perform "Product Verification" on page 89.

Does a self-test error appear?   **YES**

NO

Refer to "Reading Front Panel or GPIB Codes" on page 54.

Misc. hardware or SBRC problems?   **YES**

NO

Turn off Test Set and remove external and internal covers. Power-up Test Set and read status LEDs for self-test errors. Refer to "Reading LED Codes" on page 54.

Repair

Perform "Product Verification" on page 89.

Step 2. Run the FUNCTIONAL DIAGNOSTICS on the SERVICE MENU. See "Functional Diagnostics (Step 2)" on page 60.

Problem detected?   **YES**

NO

Repair Test Set according to diagnostics.

Perform "Product Verification" on page 89.

Step 3. If you suspect that a problem still exists, run the AF, RF, and/or TDMA diagnostics tests of the SERVICE6 program. See "Accessing the Diagnostic Tests" on page 60.

Problem detected?   **YES**

NO

Repair Test Set according to diagnostics.

Perform "Product Verification" on page 89.

Step 4. If you still suspect a problem, use the manual troubleshooting procedures. See "Manual Troubleshooting Procedures (Step 4)" on page 76.

Problem detected?   **YES**

Repair Test Set according to findings.

Self-Test Diagnostics (Step 1)

Step 1. Turn on the Test Set to automatically run the self test diagnostics.

- If the Test Set does not power up, see "If the Test Set Fails to Power-up" on page 51.

- If all self-test diagnostics pass, and the front-panel keys and knob work, you can assume that the digital control assemblies work.

Step 2. After power-up, the top line of the Test Set's display should show copyright information and the firmware revision code. The second line should display `All self tests passed`.

- If the Test Set powers-up with `"One or more self-tests failed. Error code:<error code>:"`, see "Reading Front Panel or GPIB Codes" on page 54.

- See "Frequently Encountered Diagnostic Messages" on page 75 for other error messages that might appear on the second line of the display.

Step 3. The software menu screen should be displayed. Two conditions cause a different screen to be displayed on power-up:

- ❏ A SAVE/RECALL register named POWERON was saved to automatically power-up the Test Set in a different state. Press the **Preset** key before proceeding; this will restore the Test Set to the factory power-up condition.

- ❏ The `Autostart Test Procedure on Power-Up:` field (of the TESTS (Execution Conditions) screen) is set to `On` to automatically run a loaded program. Press the **Shift** key, then press the **Cancel** key to stop the program. Press the **Preset** key to restore the Test Set to the factory power-up condition.

  To turn the autostart function off, press the **Menu** key, then select `Execution Cond` (under the `SET UP TEST SET:` heading). The autostart function is at the bottom of the screen; turn it `Off`.

If the Test Set Fails to Power-up

Step 1. Is the Test Set plugged in? Listen for fan operation. If you don't hear it, check the line fuse (see figure 3-3) and the GFI reset button, see "AA Batteries and Air Filter" on page 99.

Figure 3-3   **Fuse**

Line Fuse
(A3F1)

Spare Fuse
(A3F1)

fuse1.eps

Step 2. If there is no image on the display, remove the Test Set's covers and check the power supply LEDs: +5V,

_

12V, +12V (see figure 3-4). If one is out, the power supply or regulator board is faulty. If no LEDs are lit, confirm that the Test Set is connected to the main power source. (Also, see step 5 of this procedure.)

Figure 3-4   **Power Supply LEDs**

+5D
(DS1)

+12A
(DS4)

-12V
(DS3)

+12STBY
(DS2)

pwrleds.eps

J78

J76   J75

Step 3. Check the LEDs on the A2A31 Controller assembly, see figure 3-5. The LEDs should all light up immediately on power-up, and then go off several seconds after a beep is heard. If the LEDs do not light when the Test Set is powered-up, either the Controller or the Memory/SBRC (A2A30) assembly is faulty.

Step 4. If the Test Set does not power-up properly but the fan operates and the power supply voltage outputs are correct on the Power Supply Regulator (A3A1), the Controller

(A2A31) may be failing. Check TP2 on the Controller for +5V. If +5V is present, the Controller assembly is faulty.

Step 5. If there is no display and the VIDEO OUT port on the side-panel has the signal shown in figure 3-6, then the A1A1 Display assembly is faulty. If the signal is not present, then the A2A50 Display Drive assembly is faulty.

Figure 3-5   **A2A31 Controller LEDs**

Figure 3-6   **VIDEO OUT Signal**

500 mV/div.

500 µs/div.

Reading Front Panel or GPIB Codes

Failure codes are listed in the table below. If more than one failure occurs, the failure code will be the sum of the individual failure codes. The nature of the failure and the assembly most-likely at fault is also listed.

Table 3-1   Return Values for Self-Test Diagnostic

Detected Failure Failed Assembly		Returned Error Code	
		Hexadecimal (displayed)	Decimal (GPIB)
Microprocessor	A2A31 Controller	0002	2
ROM	A2A31 Controller	0004	4
RAM	A2A30 Memory/SBRC	0008	8
RAM	A2A30 Memory/SBRC	0010	16
Timer	A2A31 Controller	0020	32
Real-Time Clock	A2A30 Memory/SBRC	0040	64
Keyboard (stuck key)	A1A2 Keypanel[a]	0080	128
RS-232 I/O	A2A30 Memory/SBRC	0100	256
Serial Bus Communication	Any non-optional assembly [b]	0200	512
Signaling Board Self-Test	A2A32 Signal/Source	0400	1024
Display Drive Self-Test	A2A50 Display Drive	0800	2048
Miscellaneous Hardware	Several Possible Assemblies [c]	1000	4096

a. Could also be the A2A31 Controller with a faulty key-down detector.
b. This checks the ability of the Controller to communicate with any hardware on the bus.
c. This message occurs if expected hardware is absent or not responding to the Controller.

Reading LED Codes

When the self-test diagnostic reports a failure, more information about the failure may be available inside the Test Set. This additional information is output to the four LEDs on the top of the A2A31 Controller assembly. The failure codes are sent out as code sequences. Figure 3-7, "Reading the Self-Test Diagnostic Internal LEDs," on page 56 and the tables following it document some of the more useful code sequences. You may need to run the Self-Test Diagnostic several times to decode a particular LED sequence.

NOTE   The LEDs output self-test diagnostic codes only when the Test Set is powering up. The LEDs remain off when the self-test diagnostic is initiated through programming or when running the functional diagnostics. To read the LED codes, the Test Set's cover must be

removed.

If the Test Set has no faults that can be detected by the self test diagnostic, the four LEDs on the Controller assembly will light and remain on for about ten seconds. During that period, a short beep will be heard. Then the LEDs will extinguish and remain off.

If a fault is detected during the test:

Step 1. The four LEDs will go on for about four seconds.

Step 2. The LEDs will blink a failure code which corresponds to the error listed in Table 3-1, on page 54. Figure 3-8, "First LED Patterns," on page 57 shows the blinking LED codes.

Step 3. Two non-blinking LED codes will follow. The interpretation of these codes depends on the preceding blinking code. Two sets of the non-blinking codes are listed: see figure 3-9, "Non-blinking LED Codes For Serial Bus Communication Failure," on page 58 and figure 3-10, "Non-Blinking LED Codes for Miscellaneous Hardware Failure," on page 59.

Step 4. If there is more than one failure, the test will loop back to step 2 and repeat until the last failure is reported.

The pattern generated by the LEDs can be interpreted as a binary-weighting code. The LED (labeled 0) is the least-significant bit (see figure 3-7 on page 56). For example if the LEDs blinking pattern is Off, On, On, On (reading left-to-right or LEDs "3 2 1 0"), the binary number is 0111 or decimal 7.

Figure 3-7   Reading the Self-Test Diagnostic Internal LEDs

1. Remove the Test Set's external cover.
2. Turn on power.
3. Read the LED sequence (see illustration on right) and compare it with the patterns below.

NOTE

For multiple failures, the failure pattern described below will be shown for each failure detected.

LEDs
3 2 1 0

LED Sequences

No Failures...

◼ The LEDs will light for approximately 10 seconds, then all will turn off.

3 2 1 0
☼ ☼ ☼ ☼

Failures... three patterns are displayed:

◼ The first blinks rapidly and indicates the type of failure.

3   2   1   0
☼   ●   ●   ☼

See the following tables. (This example indicates a serial bus communication problem.)

◼ The second and third patterns blink slowly and indicate failure details.

3 2 1 0 | 3 2 1 0
● ● ☼ ☼ | ● ● ☼ ☼

(This example indicates a faulty A2A80 Audio Analyzer 1 assembly.)

Figure 3-8   **First LED Patterns**

If the first LED pattern displayed is...   **Then the failure is...**

3	2	1	0	
●	●	●	☼	Microprocessor
●	●	☀	●	ROM Checksum (See note 1.)
●	●	☀	☀	RAM (See note 2.)
●	☀	●	●	RAM (See note 3.)
●	☀	●	☀	Timer
●	☀	☀	●	Real-Time Clock
●	☀	☀	☀	Keyboard (stuck key or faulty key-down detector)
☀	●	●	●	RS-232 I/O
☀	●	●	☀	Serial Bus Communication (see figure 3-9 on page 58)
☀	●	☀	●	Signaling Board Self Test
☀	●	☀	☀	Display Drive Self Test
☀	☀	●	●	Miscellaneous Hardware (see figure 3-10 on page 59)

LED Legend
- ● = off
- ☀ = rapid blink
- ☼ = steady on or slow blink

NOTES

1. Second and third LED failure patterns:
    0001 and 0001 for any main ROM failure
    0001 and 0002 for boot ROM failure

2. Second and third LED failure patterns:
    0001 and 0001 for A2A30 Memory/SBRC board RAM failure
    0001 and 0002 for A2A31 Controller board RAM failure

3. Second and third LED failure patterns:
    0001 and 0001 for A2A30 Memory/SBRC board RAM failure
    0001 and 0010 for A2A30 Memory/SBRC board RAM failure

Figure 3-9   Non-blinking LED Codes For Serial Bus Communication Failure

If the second and third LED patterns displayed are....								Then the failure is...
3	**2**	**1**	**0**	**3**	**2**	**1**	**0**	
●	●	●	☼	●	●	●	☼	A2A44 Modulation Distribution
●	●	☼	●	●	●	☼	●	A2A24 RF Output
●	●	☼	☼	●	●	☼	☼	A2A80 Audio Analyzer 1
●	☼	●	●	●	☼	●	●	A2A40 Audio Analyzer 2
●	☼	●	☼	●	☼	●	☼	A2A23 High Stability Reference
●	☼	☼	●	●	☼	☼	●	A2A130 RF Input/Output
●	☼	☼	☼	●	☼	☼	☼	A2A115 Downconverter
☼	●	●	●	☼	●	●	●	A2A21 Receiver
☼	●	●	☼	☼	●	●	☼	A2A20 Spectrum Analyzer
☼	●	☼	●	☼	●	☼	●	A2A25 Signal Generator Synthesizer
☼	●	☼	☼	☼	●	☼	☼	A2A22 Receiver Synthesizer
☼	☼	☼	☼	☼	☼	☼	☼	A2A110 Upconverter
●	●	●	✷	✷	✷	●	✷	A2A100 Premodulation Filter
●	●	●	✷	✷	✷	✷	●	A2A120 Reference Receiver/IQ Modulator

LED Legend
● = off
✷ = rapid blink
☼ = steady on or slow blink

Figure 3-10   Non-Blinking LED Codes for Miscellaneous Hardware Failure

If the second and third LED patterns displayed are....   **Then the failure is...**

3	2	1	0		3	2	1	0	
●	●	●	☼		●	●	●	☼	A2A23 High Stability Reference
●	●	●	☼		●	●	☼	●	A2A90A1 Audio Filter 1 - C-Message Filter
●	●	●	☼		●	●	☼	☼	A2A90A2 Audio Filter 2 - 6 kHz BP Filter
●	●	☼	●		⊗	⊗	⊗	⊗	A2A36 Receive DSP
●	●	☼	☼		⊗	⊗	⊗	⊗	A2A34 Transmit DSP

LED Legend

● = off

☀ = rapid blink

☼ = steady on or slow blink

⊗ = don't care

Functional Diagnostics (Step 2)

The Functional Diagnostics (of the SERVICE MENU, shown in figure 3-11 on page 62) check whether or not major portions of the Test Set are functioning. They may pinpoint faults in the circuitry to the faulty assembly, or they may direct the use of any or all of the AF, RF, or TDMA diagnostics to more extensively test the circuitry.

Accessing the Diagnostic Tests

CAUTION A fifteen (15) minute warm up is required. The measurement limits of the SERVICE6 diagnostic tests are valid only at room temperature; that is, 20º to 25º C (65º to 75º F).

Step 1. Press the **Preset** key.

Step 2. Press the **Menu** key. The SOFTWARE MENU screen appears, see figure 3-11 on page 62.

Step 3. Set the **Select Procedure Location:** field to **ROM**.

Step 4. Set the **Select Procedure Filename:** field to **SERVICE6**.

Step 5. To define test conditions, see "Define Test Conditions" on page 60. To configure the Test Set for a printer, see "Configuring a Printer" on page 61.

Step 6. On the SOFTWARE MENU, select the **Run Test** field (or press **k1**), and wait for the SERVICE MENU screen.

Step 7. Choose the diagnostic test (Functional, AF, RF, or TDMA) to run by turning the knob to move the pointer and then pressing the knob to select the test.

Step 8. Follow the instructions on the screen.

As some of the tests run, you may be offered the option to alter test execution conditions by selecting:

- **Loop** to run the test continuously

- **Pause** to pause the tests

- **Stp Fail** (stop-failure) to stop on a failure

- **Sgl Step** (single-step) to pause the test after each measurement

For descriptions of the diagnostic options, refer to:

- "Functional Diagnostics Menu" on page 62.

- "AF Diagnostics" on page 65

- "RF Diagnostics" on page 66

- "TDMA Diagnostics" on page 67

- "CDPD Diagnostics" on page 90

Define Test Conditions

Step 1. On the SOFTWARE MENU screen (see figure 3-11), select **Execution Cond** to access the TESTS (Execution Conditions) screen.

Step 2. Set up the `Output Results To`: field. Select:

- `Crt` to view measurements only on the display.

- `Select Printer` to print the test results as well as display them on the CRT.

Step 3. Set the `Output Results For:` field to `All`

Step 4. Set up the `If Unit-Under-Test Fails:` field.

- Select `Continue` to continue to the next test point.

- Select `Stop` to pause testing at that point.

Step 5. Set up the `Test Procedure Run Mode:` field.

- Select `Continuous` to run the tests continuously.

- Select `Single Step` to pause after each measurement.

Step 6. Verify that the `Autostart Test Procedure on Power-Up:` setting is `Off`.

Configuring a Printer

Only perform the following steps if you want to print test results.

1. If you are not already at the SOFTWARE MENU screen, press the **Menu** key.

2. Under `SET UP TEST SET:`, select `Print` to access the "TESTS (Printer Setup)" screen.

3. Under `PRINT SETUP:`, select `Model:` and the printer of your choice.

4. Set the `Printer Port:` for the side-panel connector your printer is connected to (Parallel 15, Serial 9, or GPIB).

    If an GPIB printer is used, you need to enter the printer's two-digit bus address when the `Printer Adrs` field appears (Example; enter 1 or `01` for bus address 701). Also, press the **Shift** key, then the **Inst Config** key to access the I\O CONFIGURE screen, and set the `Mode` field to `Control`.

5. Under `PAGE CONTROL:`, set the `Lines/Page:` and Form Feed (`FF at Start:`, and `FF at End:`) parameters if necessary.

Figure 3-11   SERVICE6 Program Screens

SOFTWARE MENU Screen

```
┌─ SOFTWARE MENU ──────────────┐
│                          1 │Run Test│
│                            │
│ LOAD TEST PROCEDURE:     2 │Continue│
│ Select Procedure Location:  │
│ ROM                        │
│ Select Procedure Filename:  Library:      Program:
│ SERVICE6                   [NO LIB]       ROM
│                            │
│ Description:             4 │Help│
│ Launches diagnostic and calibration programs.
│                            │
│ CUSTOMIZE TEST PROCEDURE:   SET UP TEST SET:
│ Freq  Channel Information   Exec  Execution Cond
│ Parm  Test Parameters       Cnfg  External Devices
│ Seqn  Order of Tests        Print Printer Setup
│ Spec  Pass/Fail Limits      IBASIC IBASIC Cntrl
│ Proc  Save/Delete Procedure
└──────────────────────────────┘
```

Functional Diagnostics Screen

```
Move the pointer to the desired test using the
knob then press the knob. Press Serv Menu to
go to the Service Menu, Exit key to abort.

     => RF Modules
        Analog Modulation
        TDMA Test
        Self Test
        Power Supplies

                          4 │Serv Menu│
                          5 │Exit│
```

SERVICE MENU Screen

```
                SERVICE MENU
Move pointer to the desired program using the
knob then press the knob. Press HELP for
information on the tests. Press EXIT to abort.

    => Functional Diagnostics
       AF Diagnostics
       RF Diagnostics
       TDMA Diagnostic
       Edit Diagnostic  Limits
       Periodic Calibration
       IQ  Calibration
       CDPD Diagnostics

                          4 │Help│
                          5 │Exit│
```

AF Diagnostics Screen

```
Move the pointer to the desired test using the
knob then press the knob. Press Serv Menu to
go to the Service Menu, Exit key to abort.

  => All Audio Tests
        Audio Frequency Generators 1 and 2
        Preliminary Audio Path
        Mod Distribution Internal Paths
        Mod Distribution External Paths
        Audio Analyzer 1 Internal Paths
        Audio Analyzer 1 External Paths
        Audio Analyzer 2

                          4 │Serv Menu│
                          5 │Exit│
```

RF Diagnostics Screen

```
Move the pointer to the desired test using the
knob then press the knob. Press Serv Menu
to go to the Service Menu, Exit key to abort.
Run at room temperature after 15 minute warmup.
  => All RF Tests
        Reference
        Signal Generator Synthesizer
        Receiver Synthesizer
        Output
        Upconverter
        RF Input/Output
        Down Converter
        Spectrum Analyzer
        Receiver

                          4 │Serv Menu│
                          5 │Exit│
```

CDPD Diagnostics Screen

```
                CDPD Diagnostics
Move pointer to the desired test using the
knob then press the knob. Press Serv Menu to
go to the Service Menu. Press Exit to abort.

    => CDPD Module  Self Test
       CDPD Module Loopback
       CDPD RF Loopback
       CDPD Receiver DSP

                          4 │Serv Menu│
                          5 │Exit│
```

dscreen2.eps

TDMA Diagnostic Screen

```
                INSTRUCTIONS
Connect DUPLEX OUT to ANT IN with a short cable.

Select Resume to continue, Serv Menu to go to the
Service Menu, Exit to abort.

                          3 │Resume│
                          4 │Serv Menu│
                          5 │Exit│
```

Functional Diagnostics Menu

To run the functional diagnostics, see "Accessing the Diagnostic Tests" on page 60. These diagnostics are intended to help in locating the source of catastrophic failures. Occasionally, a test will fail with the test results being only slightly out of limits. Such failures do not necessarily indicate that the Test Set is operating outside of its published specifications or that it is otherwise faulty. Further testing (such as running the

performance tests) will be required in such cases.

Many of the internal diagnostic and calibration procedures use low-level latch commands to control the instrument settings. Many latch settings persist even through a preset. They can only be reset by an instrument power down or by explicitly resetting each latch. This phenomenon is the reason the message "**Direct latch write occurred. Cycle power when done servicing**" is displayed the first time a latch is written to. Because latch settings persist, problems can arise after running these programs.

For example, prematurely terminating a test in a diagnostic (using the **Pause** and **Exit** keys) and restarting another test may cause failures in that test because of improper latch settings. It is best to run tests to completion before starting another one. Also, be sure to cycle the power off and on when servicing the Test Set is complete.

Figure 3-12   **Functional Diagnostics Screen**

SERVICE MENU Screen

Functional Diagnostics Screen

funcscrn.eps

RF Modules

The average and TX power meters, RF analyzer, IF analyzer, DSP analyzer, and spectrum analyzer are used to test the signal generator. Both the internal and external paths of the RF/IO assembly are used in the tests.

Analog Modulation

The demodulator in the RF analyzer, and the spectrum analyzer are used to check the accuracy, distortion, and residuals of the FM and AM frequencies. The counter is used to measure the audio frequency.

TDMA Test

The TDMA analyzer is used to measure EVM, origin offset spur, and frequency error on

a signal from the TDMA Generator.

Self Test

The power-up self test diagnostics are run. Refer to "Self-Test Diagnostics (Step 1)" on page 51.

Power Supplies

The different levels of the power supply are measured with the internal voltmeter.

AF, RF, TDMA and CDPD Diagnostics (Step 3)

These diagnostics are intended to help in locating the source of catastrophic failures. Occasionally, a test will fail with the test results being only slightly out of limits. Such failures do not necessarily indicate that the Test Set is operating outside of its published specifications or that it is otherwise faulty. Further testing (such as running the performance tests) will be required in such cases.

Also many of the internal diagnostic and calibration procedures use low-level latch commands to control the instrument settings. Many latch settings persist even through a preset. They can only be reset by an instrument power-down or by explicitly resetting each latch. This phenomenon is the reason the message "`Direct latch write occurred. Cycle power when done servicing`" is displayed the first time a latch is written to. Because latch settings persist, problems can arise in running these programs.

For example, prematurely terminating a test in a diagnostic (using the **Pause** and **Exit** keys) and restarting another test may cause failures in that test because of improper latch settings. It is best to run tests to completion before starting another one. Also, be sure to cycle the power off and on when servicing the Test Set is complete.

AF Diagnostics

This program tests the audio functions of the following assemblies:

- A2A40 Audio Analyzer 2
- A2A80 Audio Analyzer 1
- A2A44 Modulation Distribution
- A2A32 Signaling/Source (AF Generators 1 and 2 only)
- A2A33 Measurement (only a few selected inputs)

After initial cabling, all tests can be run in a loop mode without further intervention. This makes it easier to catch intermittent failures. To run the AF diagnostics, see "Accessing the Diagnostic Tests" on page 60.

NOTE   A fifteen minute warm up is required. The measurement limits of the SERVICE6 diagnostic tests are valid only at room temperature; that is, 20º to 25º C (65º to 75º F).

Figure 3-13   **AF Diagnostics Screen**

SERVICE MENU Screen

SERVICE MENU

Move pointer to desired program using the knob then press the knob. Press Help for information on the tests. Press Exit to abort.

=> Functional Diagnostics
    AF Diagnostics
    RF Diagnostics
    TDMA Diagnostics
    Edit RF Diagnostic Limits

4 Help

Move the pointer to the desired test using the knob then press the knob. Press Serv Menu to go to the Service Menu, Exit key to abort.

=> All Audio Tests
    Audio Frequency Generators 1 and 2
    Preliminary Audio Path
    Mod Distribution Internal Paths
    Mod Distribution External Paths
    Audio Analyzer 1 Internal Paths
    Audio Analyzer 1 External Paths
    Audio Analyzer 2

AF Diagnostics Screen

4 Serv Menu

5 Exit

afscrn1.eps

When a test fails, a diagnosis is given in as:

- A diagnostic code.

- The name of the assembly or assemblies most likely to have failed.

- A rating of the confidence (high, medium, or low) of the diagnosis.

RF Diagnostics

This program tests the RF functions of the following assemblies:

- A2A115 Downconverter

- A2A24 RF Output

- A2A25 Signal Generator Synthesizer

- A2A23 High Stability Reference

- A2A21 Receiver

- A2A22 Receiver Synthesizer

- A2A20 Spectrum Analyzer

- A2A130 RF Input/Output

- A2A110 Upconverter

Some tests require cabling before the RF Diagnostics can be run, but, all tests can be run in a loop mode without further intervention. Running in loop mode makes it easier to catch intermittent failures. To run these diagnostics, see "Accessing the Diagnostic

Tests" on page 60.

NOTE	A fifteen minute warm up is required. The measurement limits of the SERVICE6 diagnostic tests are valid only at room temperature; that is, 20º to 25 ºC (65º to 75 ºF).

When a test fails, a diagnosis is given in two parts:

- Sometimes a diagnostic code.

- The name of the assembly or assemblies most likely to have failed.

- Sometimes a rating (high, medium, or low) of the confidence of the diagnosis.

Figure 3-14   **RF Diagnostics Screen**

rfscrn1.eps

TDMA Diagnostics

To run the TDMA diagnostic program, see "Accessing the Diagnostic Tests" on page 60. This program tests the functions of the following assemblies:

- A2A100 Premodulation Filter

  — Reference detection and switching

  — 20 MHz VCO and PLL

  — Power supplies

  — Symbol and frame clock circuits

  — IQ modulator drive DACs

- A2A120 Reference Receiver/IQ Modulator

— 10 MHz TCXO

— Sine wave reference PLL

— Symbol clock PLL

— Symbol clock cleanup PLL

— Frame clock PLL

— 115 MHz LO and PLL

— Receiver IF downconverter

Figure 3-15   TDMA Diagnostics Screen

tdmascrn.eps

In summary, the presence of the two external sources (i.e. external to the assemblies being tested) is checked. Then the power supplies are checked followed by a check of the various frequencies present on the Premodulation Filter assembly (bit, symbol, and frame clocks and IQ modulator drive). Each bit of the four IQ modulator DACs is also checked.

The various oscillators and phase lock loops (PLLs) are also checked:

1. The 20 MHz VCO on the Premodulation Filter (part of the A2A120 assembly) is checked to see if it can be locked to:

• the 10 MHz OCXO,

• the rubidium timebase reference (if present),

• an external synthesizer reference (at the DUPLEX OUT), and,

• the 10 MHz TCXO on the Reference Receiver (part of the A2A120 assembly).

NOTE   The optional rubidium timebase has an expected life of 5-10 years. When it fails, it can continue to oscillate but the Test Set remains in an out-of-lock condition as indicated by the Unlock LED on the front panel always remaining lit.

2. The 10 MHz VCO on the Reference Receiver is checked to see if it can lock to the 20 MHz VCO via the sine wave reference PLL with and without the symbol clock cleanup loop and to an external TDMA reference (at the AUDIO OUTPUT) via the symbol clock PLL and via the frame clock PLL.

3. The 115 MHz LO on the Reference Receiver is checked to see if it can lock to the 20 MHz VCO.

NOTE   Before ordering a replacement assembly...

Before ordering an assembly based on the results of the diagnostics, you should verify the diagnostics by other means if possible. This could include using manual troubleshooting procedures and descriptions of the AF, RF, and TDMA diagnostics in this chapter, and block diagrams in Chapter 10, "Block Diagrams," on page 273. If you still lack confidence in troubleshooting or diagnosing the problem or faulty assembly, call for methods of getting troubleshooting assistance ("Factory Support", see page 45,).

CDPD Diagnostics

This program tests the CDPD functions of the Test Set with OPTION 003. The program specifically tests the following assemblies

- A2A35 CDPD Module

- A2A36 Receiver DSP Assembly

After initial cabling, each test can be run individually in a loop without further intervention. This makes it easier to catch intermittent failures. To run the CDPD Diagnostics, see "Accessing the Diagnostic Tests" on page 60. The CDPD Diagnostics should be performed in the order listed on the screen, see figure 3-23.

NOTE   A fifteen minute warm up is required. The measurement limits of the SERVICE6 diagnostic tests are valid only at room temperature; that is, 20⁰ to 25⁰ C (65⁰ to 75⁰ F).

Figure 3-16

SOFTWARE MENU Screen

SOFTWARE MENU

1 Run Test

2 Continue

LOAD TEST PROCEDURE:
Select Procedure Location:
ROM
Select Procedure Filename: Library: Program:
SERVICE6   [NO LIB]   ROM

SERVICE MENU Screen

4 Help

SERVICE MENU

Move pointer to the desired program using the knob then press the knob. Press Help for information on the tests. Press Exit to abort.

=> Functional Diagnostics
   AF Diagnostics
   RF Diagnostics
   TDMA Diagnostic
   Edit Diagnostic Limits
   Periodic Calibration
   IQ Calibration
   CDPD Diagnostics

4 Help

5 Exit

CDPD Diagnostics Screen

CDPD Diagnostics

Move pointer to the desired test using the knob then press the knob. Press Serv Menu to go to the Service Menu. Press Exit to abort.

=> CDPD Module Self Test
   CDPD Module Loopback
   CDPD RF Loopback
   CDPD Receiver DSP

4 Serv Menu

5 Exit

cdpd1.eps

When a test fails, a diagnosis is given which attempts to indicate nature of the failure.

Use the following tables to aid you with the error messages of this diagnostic program.

Table 3-2   CDPD Module Self Test Error Messages and Causes

Error Message	Probable Cause
Attempt to begin Self Test has failed. (or no response or a communication timeout)	Check the serial communication path.
There is an error in the microprocessor's external SRAM.	Failure in the A2A35 CDPD module.
DSP fails to respond to a microprocessor command.	Failure in the A2A35 CDPD module.
Failed in digital loopback test.	Failure in the A2A35 CDPD module.
Flash memory does not contain valid code.	Failure in the A2A35 CDPD module.
Synthesizer fails to lock across tuning range.	Failure in the A2A35 CDPD module.

Table 3-3   CDPD Module Loopback Test Error Messages and Causes

Error Message (if the previous test, CDPD Module Self Test, passed)	Probable Cause
Unable to put into digital loopback mode.	Cycle power to clear the serial bus then try again.
Unable to transmit on the forward channel.	Failure in the A2A35 CDPD module.
CDPD Status NOT VALID for digital loopback test.	Failure in the A2A35 CDPD module.

Table 3-4   CDPD RF Loopback Test Error Messages and Causes

Error Message (if the previous test, CDPD Module Loopback, passed)	Probable Cause
Unable to put into normal mode.	Cycle power to clear the serial bus then try again.
Unable to tune CDPD module due to synthesizer failure.	Failure in the A2A35 CDPD module.
Unable to transmit on the forward channel.	Failure in the A2A35 CDPD module.
CDPD Status NOT VALID for RF loopback test.	Faulty RF path in Test Set or failure in the A2A35 CDPD module. Refer to "Block Diagrams" on page 273, to aid you in understanding and isolating the problem.

CDPD Tests Description

CDPD Module Self Test

This test verifies the base CDPD hardware. This hardware includes the communication link between the Test Set and the CDPD module, CDPD processors, memory, synthesizer, and loopback hardware. The diagnostics program will respond with `TEST SUCCESSFUL` or a failure message indicating which part of the diagnostic routing failed. See table 3-6 on page 91 for error messages and probable causes.

CDPD Module Loopback Test

This test goes one step further than the CDPD Module Self Test and verifies some of the functions of the CDPD module. The CDPD module is set to operate in a digital loopback mode when three predefined messages are sent and then received and checked for a valid CDPD signal. This is all done in the digital portion of the CDPD module. The RF circuits on the CDPD module and the RF path through the Test Set are checked in the CDPD RF Loopback Test.

If all three messages are successfully looped back, the message `CDPD Status VALID for all three digital loops.` is displayed. If any one of these messages is not successfully received or is corrupted, the program displays a failure message indicating which part of the test has failed. See table 3-6 on page 91 for error messages and probable causes.

CDPD RF Loopback Test

This test is similar to the CDPD Module Loopback test except that the CDPD module is used in its normal mode and the entire RF path through the Test Set is verified. Three predefined messages are sent then received and checked for a valid CDPD signal. This test checks the functioning of the CDPD module and the RF path through the Test Set.

If all three messages are successfully looped back, the message `CDPD Status VALID for RF loopback test.` is displayed. If any one of these messages is not successfully received or is corrupted, the program displays a failure message indicating which part of the test has failed. See table 3-6 on page 91 for error messages and probable causes. See figure 3-24, "CDPD RF Loopback Test Path," on page 94, for a diagram of the loopback test path.

CDPD Receiver DSP Test

This test tests the parts of the Receiver DSP that are used for CDPD. The measurements are made using the internal source as a CDPD stimulus; therefore, it is possible that if a test fails, the source could be at fault. The tests are conducted in five groups:

- In the general check, the measurement mode is set to General and measurements are made continuously. Signal parameters such as frequency error and modulation index are checked as is the status. The status is not 0 because the modulation source does not conform to a specified CDPD source. (It is a square wave coming from the internal function generator).

- In the status check, the measurement mode is set to Scale and various measurements are made on the analog-to-digital converter (ADC) in the DSP.

- In the error-code check, the measurement mode is set to General and the validity check is set to Check. Status should be 1 and all other measurements should be 0 indicating no errors.

- In the variable gain amplifier (VGA) and auto gain function check, the amplitude of the RF input is varied and the DSP level is checked as the gain of the VGA is varied.

- In the alternate/adjacent channel power check, in-channel and out-of-channel signal levels are checked.

As the tests run, only failure information is displayed. At the conclusion of a group of tests a failure message is displayed which will usually indicate that the failure is most likely with the Receiver DSP module.

Figure 3-17 **CDPD RF Loopback Test Path**

Frequently Encountered Diagnostic Messages

Warning/Error Messages

Error messages frequently occur while any of the SERVICE6 program diagnostic tests are running. The most complete and general list of error messages is in the **"Error Messages"** chapter of the Test Set's *Reference Guide*. (Some messages relating specifically to troubleshooting can be found in Appendix 11, "Error Messages," on page 311.) Some of the messages you can expect to occur while running the SERVICE6 program diagnostic tests are as follows:

- **Direct latch write occurred. Cycle power when done servicing.** The SERVICE6 program commonly generates this message. This message appears the first time the diagnostic program directly addresses a latch. The message should be ignored and cleared when you make a normal (not a diagnostic) measurement with the Test Set. To clear this message the Test Set should be turned off and back on again.

- **Change Ref Level, Input Port or Attenuator (if using "Hold").** This message, and similar messages, can be generally ignored.

- **Printer does not respond.** This usually indicates that one or more settings on the TESTS (Printer Setup) screen are set incorrectly for your printer. Also, check that the printer's power is on and that it is correctly cabled. For GPIB printers make sure the printer is correctly addressed. If a serial printer is used, you may have to change the serial communication settings on the I/O CONFIGURE screen (press **Shift** then **Inst Config** to get to this screen). The message times-out after a few seconds, and the output destination is changed to CRT by the program.

- **ERROR 173 IN XXXX Active/system controller req'd** (where **"XXXX"** represents a line number). Indicates that the Test Set's internal IBASIC computer must be set as a system controller for some reason. This usually indicates that the **Printer Port** field of the TESTS (Printer Setup) screen was set to **GPIB** but the **Mode** field on the I/O CONFIGURE screen is set to **Talk&Lstn** instead of **Control**. Change the mode setting to **Control** and run the diagnostic again.

Time outs

Certain failures may cause a frequency or voltage reading to time out, that is, the time required for the measurement will be unreasonably long. If a timeout occurs, measurement execution will stop and an error message will be displayed.

- If frequency or voltage readings have been successfully made before the timeout, the assembly currently being tested or a multiplexer on the A2A33 Measurement assembly may be at fault.

- If most measurements fail, the A2A23 High Stability Reference assembly may be supplying faulty clock signals to the A2A33 Measurement assembly.

- Re-run the test to see if the timeout is intermittent.

Manual Troubleshooting Procedures (Step 4)

If you are not sure a problem exists, you should attempt to duplicate the suspected problem. This is especially important if the Test Set is being used in a new application where misapplication, or incorrect operation of the Test Set may be involved.

Refer to following table to determine which diagnostic tests, performance tests, and periodic self calibration adjustments apply to an assembly. Downloading calibration data is discussed in .

Table 3-5　　　　**Relating Assemblies to Troubleshooting Aids**

Ref. Designator	Assembly Name	SERVICE6 Program Diagnostic Test: Sub-Test	Performance Test to Perform[a]	Periodic Calibration[b] Program	Calib Data Needed[c]
A1	Front Panel				No
A1A1	Display				No
A1A2	Keypanel	Functional Diagnostics: Self Test			No
A1A3	RPG				No
A2A1	Motherboard				No
A2A10	PCMCIA Card Reader				No
A2A15	Rubidium Reference	TDMA Diagnostic			No
A2A20	Spectrum Analyzer	RF Diagnostics: Spectrum Analyzer	Spectrum Analyzer		Yes
A2A21	Receiver	RF Diagnostics: Receiver	RF Analyzer: FM Accuracy		Yes
A2A22	Receiver Synthesizer	RF Diagnostics: Receiver Synthesizer	RF Analyzer: Residual FM		Yes
A2A23	High Stability Reference	RF Diagnostics: Reference	RF Generator: Residual FM		Yes
A2A24	RF Output	RF Diagnostics: Output			Yes

Table 3-5   Relating Assemblies to Troubleshooting Aids

Ref. Designator	Assembly Name	SERVICE6 Program Diagnostic Test: Sub-Test	Performance Test to Perform[a]	Periodic Calibration[b] Program	Calib Data Needed[c]
A2A25	Signal Generator Synthesizer	RF Diagnostics: Signal Generator Synthesizer	RF Generator: Harmonic and Spurious Spectral Purity		Yes
A2A30	Memory/SBRC	Functional Diagnostics: Self Test			No
A2A31	Controller	Functional Diagnostics: Self Test			Yes
A2A32	Signal/Source	AF Diagnostics: Audio Frequency Generators 1 and 2			No
A2A33	Measurement [d]	Functional Diagnostics: Self Test	Oscilloscope	SERVICE6: Periodic Calibration: Voltmeter Reference	Yes
A2A34	Transmit DSP	Functional Diagnostics		SERVICE6: IQ Modulator	Yes
A2A35	CDPD				
A2A36	Receive DSP	Functional Diagnostics			No
A2A40	Audio Analyzer 2	AF Diagnostics: Audio Analyzer 2	AF Analyzer: AC Voltage Accuracy	SERVICE6: Periodic Calibration: VFN	Yes
A2A44	Modulation Distribution	AF Diagnostics: Mod Distribution Internal Paths	AF Generator: AC Level Accuracy	SERVICE6: Periodic Calibration: AF Gen Gain, EXT Mod Path Gain	Yes
A2A50	Display Drive	Functional Diagnostics: Self Test			No

Table 3-5   Relating Assemblies to Troubleshooting Aids

Ref. Designator	Assembly Name	SERVICE6 Program Diagnostic Test: Sub-Test	Performance Test to Perform[a]	Periodic Calibration[b] Program	Calib Data Needed[c]
A2A70	Control Interface	Functional Diagnostics: Self Test			No
A2A80	Audio Analyzer 1	AF Diagnostics: Audio Analyzer 1 Internal Paths		SERVICE6: Periodic Calibration: Audio Analyzer Offset	Yes
A2A100	Premodulation Filter	Functional Diagnostics: TDMA Test		SERVICE6: IQ Modulator	Yes
A2A110	Upconverter	RF Diagnostics: Upconverter			Yes
A2A115	Downconverter	RF Diagnostics: Downconverter			Yes
A2A120	Reference Receiver/IQ Modulator	Functional Diagnostics: TDMA Test		SERVICE6: IQ Modulator	Yes
A2A130	RF Input/Output	RF Diagnostics: RF Input/Output	RF Generator: Level Accuracy	PCMCIA Program System Power E6380-61811	Yes
A2A200	100W Attenuator	Functional Diagnostics: RF Modules		PCMCIA Program System Power E6380-61811	Yes
A3A1	Power Supply Regulator	Functional Diagnostics: Self Test			No
A3A2	Power Supply	Functional Diagnostics: Self Test			No

a. See Chapter 4, "Preventative Maintenance" on page 95.
b. See Chapter 7, "Periodic Adjustments" on page 159.
c. See Table 7-1, on page 160.
d. Measurement checked indirectly by all diagnostics.

Verify Test Set's Reference Path

Out-of-Lock (OOL) LEDs

Out-of-lock (OOL) LEDs light when a phase-locked loop inside an assembly is failing. The Signal Generator Synthesizer, A2A25, and the Receiver Synthesizer, A2A22, assemblies have these LEDs mounted close to the top of the modules. The location of each LED is labeled on the assembly.

Verify that the Premodulation Filter (A2A100), the High Stability Reference (A2A23), and the Rubidium Reference (A2A15 - if present) are working before troubleshooting the Receiver Synthesizer or the Signal Generator Synthesizer assemblies.

Figure 3-18

A1

W210
W100
W24 GRY

A2

A2A110
Assembly

W121

W122

W62 BLK

A2A130
Assembly

W56 GRY
W57 ORG

W110

W53 YEL "A" (Option 003)

W54 BLK "B" (Option 003)

W122

W55 YEL "F"

W121

Not Used

A2A120
Assembly

W127

W51 BRN "D"

W213

W50 GRY"C"

REF/RX Section

W213

Part of A2A1

W110

IQ MOD Section

**A2U1
Assembly**

W211

A2A135 (Option 003)

A2A130
Assembly

W50

A2

A2A115
Assembly

W212

W126

MP114

A3

W57 ORG   W56 GRY

W123

MP115

btmwire2a .eps

High Stability Reference, A2A23, Verification

Step 1. Turn the Test Set off and re-install the High Stability Reference assembly.

Step 2. Remove the Receiver Synthesizer (A2A22) assembly.

Step 3. Turn the Test Set on and verify that a 1 MHz signal of approximately –1 dBm is present on pin 3 of J21. This is the reference signal from the Reference assembly.

Step 4. If the 1 MHz signal is not present, then the Reference assembly is probably faulty.

It is also possible that an open or shorted trace on the motherboard assembly exists.

Check the motherboard for continuity between J21 pin 3 under the Receiver Synthesizer A2A22 assembly and J18 pin 2 under the Reference assembly, and verify that the trace is not shorted to ground.

Receiver Synthesizer, A2A22, Unlocked

If the 1 MHz signal is present on pin 3 of J21, then the Receiver Synthesizer assembly is faulty.

Signal Generator Synthesizer, A2A25, Unlocked

Step 1. Turn the Test Set off and remove the Signal Generator Synthesizer assembly.

Step 2. If the signal is present, then the Signal Generator Synthesizer assembly is faulty.

Step 3. Turn the Test Set on and verify that a 1 MHz signal of about −20 dBm is present on pin 3 of J12. This is the reference signal from the High Stability Reference (A2A23) assembly.

If the 1 MHz signal is not present, then the High Stability Reference (A2A23) assembly is probably faulty.

It is also possible that an open or shorted trace on the Motherboard (A2A1) assembly exists. Check the motherboard for continuity between J12 pin 3 (under the Signal Generator Synthesizer assembly) and J34 pin 1 (under the High Stability Reference, A2A23, assembly), and verify that the trace is not shorted to ground.

Swapping Known-Good Assemblies

Most swapped assemblies which use calibration data will operate well enough with the original assembly's calibration data to troubleshoot and to run the diagnostics; do not expect the Test Set to meet its specifications. Some assemblies may appear to fail because of incorrect calibration data. It is also important to keep track of the original assemblies in the Test Set. If calibration data is lost, the assembly will have to be sent back to the factory.

Calibration data is generally stored in a socketed EEPROM on the A2A31 Controller. If the controller is replaced or swapped, the original EEPROM must be installed in the new Test Set's Controller. Should the EEPROM lose data, the entire instrument will need to be repaired at the factory.

The assemblies that require downloaded calibration data from a memory card are:

- A2A20 Spectrum Analyzer
- A2A33 Measurement
- A2A200 100W Attenuator

Swapping these assemblies may cause some performance specification failures if the swapped-in assembly's calibration data cannot be downloaded.

The assemblies that require on-board calibration loaded at the factory are:

- A2A115 Downconverter
- A2A110 Upconverter
- A2A130 RF Input/Output
- A2A24 RF Output

- A2A21 Receiver

- A2A25 Signal Generator Synthesizer

- A2A22 Receiver Synthesizer

- A2A23 High Stability Reference

Swapping these assemblies should not cause a performance problem, as their calibration data resides with the assembly.

The assemblies that require a periodic calibration procedure are:

- A2A100 Premodulation Filter

- A2A130 RF Input/Output

- A2A120 Reference Receiver/IQ Modulator

- A2A200 100W Attenuator

- A2A34 Transmit DSP

- A2A80 Audio Analyzer 1

- A2A40 Audio Analyzer 2

- A2A33 Measurement

- A2A44 Modulation Distribution

Generally, these assemblies can be swapped without an immediate need of recalibration. In some cases though, a recalibration may be necessary to properly troubleshoot the instrument.

Further Isolating RF Failures

Isolating failures in the RF assemblies of the Test Set can be difficult. One problem occurs when the diagnostics use the built-in RF analyzer to test the built-in RF source, and vice versa. This is necessary to make the diagnostics self-contained, that is, they run without external equipment.

Some general-purpose, RF test equipment will be needed:

- RF signal generator

- RF modulation analyzer or spectrum analyzer.

Isolating the RF Analyzer

The RF analyzer function uses the following assemblies. Refer to figure 3-19 and the block diagrams in chapter 10, "Block Diagrams".

- A2A115 Downconverter

- A2A21 Receiver

- A2A22 Receiver Synthesizer

- A2A20 Spectrum Analyzer

Figure 3-19   Isolating the RF Analyzer

To isolate an RF analyzer problem:

Step 1. On the Test Set:

    a. Press **Preset**.

    b. Press the **Inst Config** to access the INSTRUMENT CONFIGURE screen.

        • Set the `RF Display` field to `Freq`.

        • Set the `RF Offset` field to `Off`.

    c. Press the **RF Anl** key (to go to the analog RF ANALYZER screen).

        • Set the `Tune Freq` to `100 MHz`.

        • Set the `Input Port` to `RF IN`.

Step 2. On the external RF signal generator:

    a. Set the frequency to 100 MHz CW.

    b. Set the amplitude to 0 dBm.

    c. Connect the output to the Test Set's RF IN/OUT connector.

Step 3. Set the RF signal generator's frequency to 100, then 500, 900, and 1800 MHz. For each frequency, reset the RF analyzer's `Tune Freq` to that frequency. The Test Set's measurements should read as follows:

    a. `TX Power` should read approximately 0.001 W for each frequency.

    b. `Frequency` should read 100, 500, 900, and 1800 MHz respectively.

c. Press the **Spec Anl** key to access the spectrum analyzer. Observe the level and frequency of the signal.

Isolating the RF Source

The RF generator function uses the following assemblies. Refer to figure 3-20 and the block diagrams in chapter 10, "Block Diagrams".

- A2A120 Reference Receiver/IQ Modulator
- A2A25 Signal Generator Synthesizer
- A2A24 RF Output
- A2A110 Upconverter

Figure 3-20   Isolating the RF Source

To isolate the RF Source:

Step 1. On the Test Set:

a. Press **Preset**.

b. Press the **Inst Config** key to access the INSTRUMENT CONFIGURE screen.

- Set the `RF Display` field to `Freq`.
- Set the `RF Offset` field to `Off`.

c. Press the **RF Gen** key (to go to the analog RF GENERATOR screen).

d. Set `RF Gen Freq` to `1800 MHz`.

e. Set `Amplitude` to `0 dBm`.

f. Set `Output Port` to `Dupl`.

Step 2. On the external RF modulation analyzer or spectrum analyzer:

    a. Set the tuning for the signal generated by the Test Set.

    b. Connect the analyzer's input to the Test Set's DUPLEX OUT connector.

Step 3. Set the Test Set's `RF Gen Freq` to 1800, then 600, 300, and 150 MHz. For each frequency, the external RF analyzer should read as follows:

    a. Power should read approximately 0.001 W for each frequency.

    b. Frequency should read 1800, 600, 300, and 150 MHz respectively.

SERVICE Screen

A large number of latch and DAC settings used throughout the Test Set can also be read and/or set to alter standard operation. The SERVICE screen uses the internal voltmeter and frequency counter functions to monitor specific nodes in most assemblies. These functions are primarily intended to allow the automated internal diagnostic routines to verify proper instrument operation, and to allow the internal periodic adjustment routines to modify Test Set operation.

Use these functions for further troubleshooting when the diagnostics cannot isolate a failure to a specific assembly. To do this, you must understand how to operate the Test Set and, especially, understand how the assemblies in the Test Set work together.

How to Access the SERVICE Screen

Step 1. Press the **Preset** key.

Step 2. Rotate the knob to the screen's title bar and select it (press knob). A drop down menu appears, see figure 3-21.

Step 3. Rotate the knob and select **SERVICE**.

The SERVICE screen appears. For field descriptions, see "Field Names and Descriptions" on page 87.

Figure 3-21   **SERVICE Screen**

Field Names and Descriptions

Voltmeter Connection

This field selects the desired circuit node for voltage measurements. To change the voltmeter connection, use the knob to select the `Voltmeter Connection` field. A `Choices` menu will appear. Move the cursor to the desired circuit node in the list and push the cursor control knob. The reading is displayed in the `Voltage` measurement field at the top- left of the display.

Because the nodes being measured must be in the range of 0 to ±5 volts, the measurement of some points are scaled to that measurement range. For example; the +12 Volt reference (`MEAS_12V_REF`) should measure about +5volts. The –12 Volt reference (`MEAS_NEG_12V_REF`) should measure about –5 volts. Many of the voltage measurements are only valid after a number of instrument settings are changed.

When run, the diagnostic routines make the necessary circuit changes and measurements automatically, comparing the measurements to known limits for each node.

Counter Connection

This field selects the desired circuit node to connect to the Test Set's internal frequency counter. The reading is displayed in the `Frequency` measurement field at the top right of the display.

To change the counter connection, use the knob to select the `Counter Connection` field. A `Choices` menu will appear. Select the desired circuit node.

Gate Time

This field is used to adjust the Test Set's internal frequency counter's gate time. A shorter gate time may enable you to see frequency fluctuations that might not be seen using a longer gate time.

To change the gate time, use the knob to select the `Gate Time` field. When you select the field a flashing >> cursor is displayed. Rotate the cursor control knob until the desired gate time (10 to 1000 ms in 10 ms increments) is displayed, then press the cursor control knob.

Latch

This field is used to manually select the circuit latches that control switch, DAC, and gain settings within the Test Set. The value of the selected latch is displayed and changed in the `Value` field. Some settings are read-only.

To set a switch, DAC, or gain setting:

Step 1. Use the knob to select the `Latch` field. A `Choices` menu will appear.

Step 2. Move the cursor to the desired latch name and press the knob to select it.

Step 3. Use the knob to select the `Value` field. A flashing >> cursor is displayed.

Step 4. Rotate the cursor control knob to modify the value (hexadecimal).

NOTE   If any of the switches, DACs, or gain settings are changed with the `Latch` field, the Test Set will generate the message: `Direct latch write occurred. Cycle power when`

done servicing." To clear this message, cycle the Test Set's power. Upon power-up, the internal controller will return the Test Set to its default settings and values.

The first part of the names in the **Choices** menu relates to the assembly where the switch, DAC, or gain setting is located. Some latch names are not listed here.

- dstr: A2A44 Modulation Distribution
- aud1: A2A80 Audio Analyzer 1
- aud2: A2A40 Audio Analyzer 2
- refs: A2A23 High Stability Reference
- rfio: A2A130 RF Input/Output
- dcvt: A2A115 Downconverter
- ucvt: A2A110 Upconverter
- out: A2A24 RF Output
- rcvr: A2A21 Receiver
- gsyn: A2A25 Signal Generator Synthesizer
- rsyn: A2A22 Receiver Synthesizer
- spec: A2A20 Spectrum Analyzer
- pmf: A2A100 Premod Filter
- cdpd: A2A35 CDPD
- ref_rx: A2A120 IQ MOD / REF RX
- meas: A2A33 Measurement
- metron: A2A33 Measurement
- afg1: A2A32 Signaling Source
- afg2: A2A32 Signaling Source

Value (hex)

This field displays and changes the hexadecimal value for the latch shown in the **Latch** field.

RAM Initialize

Selecting this field permanently clears all SAVE registers and test programs, and any initialized RAM disk(s), that may be in RAM. It also resets all latches to their factory power-up configuration.

Product Verification

This section provides steps for verifying the Test Set's operation after a repair. Although in most cases these steps will be sufficient, they do not verify the ability of the instruments to meet published specifications. Only by performing all of the Performance Tests in chapter 8, "Performance Tests" can you verify the instrument's performance. The following steps are suggested, you may choose to do more.

Step 1. Run the Functional Diagnostics test of the SERVICE MENU (SERVICE6 program), see figure 3-22. The functional diagnostics tests verify the function of most of the assemblies in the Test Set.

Figure 3-22   **Functional Diagnostics**

SERVICE MENU Screen

SERVICE MENU

Move pointer to desired program using the knob then press the knob. Press Help for information on the tests. Press Exit to abort.

```
=> Functional Diagnostics
   AF Diagnostics
   RF Diagnostics
   TDMA Diagnostic
```

4 Help

Move the pointer to the desired test using the knob then press the knob. Press Serv Menu to go to the Service Menu, Exit key to abort.

```
=> RF Modules
   Analog Modulation
   TDMA Test
   Self Test
   Power Supplies
```

4 Sev Menu

5 Exit

Functional Diagnostics Screen

funcscrn.eps

Step 2. Perform a wideband sweep:

     a. Press **Preset** then press **Spec Anal** to get the SPECTRUM ANALYZER screen.

     b. Set the **RF Gen** controls to **Track**, and the **Port/Sweep** field to **Dupl**. This directs the tracking generator to the DUPLEX OUT port.

     c. Connect the DUPLEX OUT port to the ANT IN port.

     d. Set the **Main** control to **Ant**.

     e. Set the **Center Freq** to 501 MHz, and the **Span** to 1 GHz. You should see a (roughly) flat line across the screen, varying about 4 dB. "**Generator sweep truncated**" may appear, but does not indicate a problem.

Step 3. Run the Performance Tests associated with the repair as indicated in table 3-5 on page 76, or run all the tests in Chapter 8, "Performance Tests" on page 173 to verify that the Test Set meets its overall performance specifications.

CDPD Diagnostics

This program tests the CDPD functions of the Test Set with OPTION 003. The program specifically tests the following assemblies

- A2A35 CDPD Module

- A2A36 Receiver DSP Assembly

After initial cabling, each test can be run individually in a loop without further intervention. This makes it easier to catch intermittent failures. To run the CDPD Diagnostics, see "Accessing the Diagnostic Tests" on page 60. The CDPD Diagnostics should be performed in the order listed on the screen, see figure 3-23.

NOTE   A fifteen minute warm up is required. The measurement limits of the SERVICE6 diagnostic tests are valid only at room temperature; that is, 20º to 25º C (65º to 75º F).

Figure 3-23

When a test fails, a diagnosis is given which attempts to indicate nature of the failure.

Use the following tables to aid you with the error messages of this diagnostic program.

Table 3-6   CDPD Module Self Test Error Messages and Causes

Error Message	Probable Cause
Attempt to begin Self Test has failed. (or no response or a communication timeout)	Check the serial communication path.
There is an error in the microprocessor's external SRAM.	Failure in the A2A35 CDPD module.
DSP fails to respond to a microprocessor command.	Failure in the A2A35 CDPD module.
Failed in digital loopback test.	Failure in the A2A35 CDPD module.
Flash memory does not contain valid code.	Failure in the A2A35 CDPD module.
Synthesizer fails to lock across tuning range.	Failure in the A2A35 CDPD module.

Table 3-7   CDPD Module Loopback Test Error Messages and Causes

Error Message (if the previous test, CDPD Module Self Test, passed)	Probable Cause
Unable to put into digital loopback mode.	Cycle power to clear the serial bus then try again.
Unable to transmit on the forward channel.	Failure in the A2A35 CDPD module.
CDPD Status NOT VALID for digital loopback test.	Failure in the A2A35 CDPD module.

Table 3-8   CDPD RF Loopback Test Error Messages and Causes

Error Message (if the previous test, CDPD Module Loopback, passed)	Probable Cause
Unable to put into normal mode.	Cycle power to clear the serial bus then try again.
Unable to tune CDPD module due to synthesizer failure.	Failure in the A2A35 CDPD module.
Unable to transmit on the forward channel.	Failure in the A2A35 CDPD module.
CDPD Status NOT VALID for RF loopback test.	Faulty RF path in Test Set or failure in the A2A35 CDPD module. Refer to "Block Diagrams" on page 273, to aid you in understanding and isolating the problem.

CDPD Tests Description

CDPD Module Self Test

This test verifies the base CDPD hardware. This hardware includes the communication link between the Test Set and the CDPD module, CDPD processors, memory, synthesizer, and loopback hardware. The diagnostics program will respond with `TEST SUCCESSFUL` or a failure message indicating which part of the diagnostic routing failed. See table 3-6 on page 91 for error messages and probable causes.

CDPD Module Loopback Test

This test goes one step further than the CDPD Module Self Test and verifies some of the functions of the CDPD module. The CDPD module is set to operate in a digital loopback mode when three predefined messages are sent and then received and checked for a valid CDPD signal. This is all done in the digital portion of the CDPD module. The RF circuits on the CDPD module and the RF path through the Test Set are checked in the CDPD RF Loopback Test.

If all three messages are successfully looped back, the message `CDPD Status VALID for all three digital loops.` is displayed. If any one of these messages is not successfully received or is corrupted, the program displays a failure message indicating which part of the test has failed. See table 3-6 on page 91 for error messages and probable causes.

CDPD RF Loopback Test

This test is similar to the CDPD Module Loopback test except that the CDPD module is used in its normal mode and the entire RF path through the Test Set is verified. Three predefined messages are sent then received and checked for a valid CDPD signal. This test checks the functioning of the CDPD module and the RF path through the Test Set.

If all three messages are successfully looped back, the message `CDPD Status VALID for RF loopback test.` is displayed. If any one of these messages is not successfully received or is corrupted, the program displays a failure message indicating which part of the test has failed. See table 3-6 on page 91 for error messages and probable causes. See figure 3-24, "CDPD RF Loopback Test Path," on page 94, for a diagram of the loopback test path.

CDPD Receiver DSP Test

This test tests the parts of the Receiver DSP that are used for CDPD. The measurements are made using the internal source as a CDPD stimulus; therefore, it is possible that if a test fails, the source could be at fault. The tests are conducted in five groups:

- In the general check, the measurement mode is set to General and measurements are made continuously. Signal parameters such as frequency error and modulation index are checked as is the status. The status is not 0 because the modulation source does not conform to a specified CDPD source. (It is a square wave coming from the internal function generator).

- In the status check, the measurement mode is set to Scale and various measurements are made on the analog-to-digital converter (ADC) in the DSP.

- In the error-code check, the measurement mode is set to General and the validity check is set to Check. Status should be 1 and all other measurements should be 0 indicating no errors.

- In the variable gain amplifier (VGA) and auto gain function check, the amplitude of the RF input is varied and the DSP level is checked as the gain of the VGA is varied.

- In the alternate/adjacent channel power check, in-channel and out-of-channel signal levels are checked.

As the tests run, only failure information is displayed. At the conclusion of a group of tests a failure message is displayed which will usually indicate that the failure is most likely with the Receiver DSP module.

Figure 3-24   **CDPD RF Loopback Test Path**

4   Preventative Maintenance

This chapter describes the preventative maintenance procedures recommended for the
Test Set.

Hardware Maintenance

The following procedures should be performed on a regular basis to insure that your Test Set maintains optimum performance.

NOTE   Periodic Adjustment Interval

The adjustment programs Periodic Calibration, IQ Calibration, and Eb/No Calibration should be performed after any assembly referred to in table on page 160 is replaced, or at least every 24 months. These program can be run anytime to optimize the performance of the Test Set. See Chapter 7, "Periodic Adjustments," on page 159 for details.

NOTE   Performance Test Interval

The performance tests in Chapter 8, "Performance Tests" on page 173 should be performed when certain assemblies are repaired or replaced, or at least every 24 months. See table 3-5 on page 76 for those assemblies requiring performance testing/calibration.

Adjustments

• Periodic Adjustments

Adjustments for calibration are part of the automated routines: Periodic Calibration and IQ Calibration. To run these routines see "Running the Periodic or IQ Calibration Programs" on page 166. Running these routines will adjust internal calibration and circuit paths for optimum performance. These routines can be run on any interval from six months to two years, depending on the severity of the application environment. These routines should also be run whenever a significant change to instrument's hardware configuration is made. For instructions on running the periodic adjustment routines see Chapter 7, "Periodic Adjustments," on page 159.

• Real Time Clock

The Test Set operates with a real-time clock that is user set. The real-time clock consists of both a numerical date and a time-of-day setting which may require changing due to repair (such as a battery or hardware repair) or shipping to a different time zone. The clock and date should be checked as part of routine maintenance. Incorrect settings may be an indication of faulty battery backup.

The date and time settings are entered by using the INSTRUMENT CONFIGURE screen. The `Date` field is a numerical number using the MMDDYY format. The `Time` field is a numerical number using a 24-hour military standard (example: 3:00 pm is 15.00 in military time). The date and time are maintained as part of RAM memory with battery backup.

Cleaning

• The Test Set contains an internal air filter. The filter requires periodic cleaning to remove dust and debris. Refer to "Cleaning the Air Filter" on page 98.

• RF assemblies A2A20 through A2A25 (see "Module and PC Board Assemblies" on page 111) should be removed and the bottom edges of the metal case cleaned with

isopropyl alcohol or a mild cleaner. Cleaning the metal edges will insure that RF leakage protection is maintained.

Functionality

The Test Set has the capability to perform self tests for hardware failure and functionality. The self test diagnostics should be run whenever preventive maintenance, calibration, or repair has been performed. Self test diagnostics will help to insure that the instrument is performing reliably.

There are three diagnostic routines located in ROM of the Test Set: Functional Diagnostics, AF Diagnostics, and RF Diagnostics. Run these programs and follow the instructions listed on the screen. For instructions on running these diagnostics routines, see "Accessing the Diagnostic Tests" on page 60.

Integrity

The Test Set has been designed for rugged conditions, however parts can become loose or damaged over time and may require repair or maintenance.

- Module Insertion and Alignment

  The Test set contains circuit assemblies and RF modules that are mounted in sockets and board guides. It is extremely important that these assemblies be firmly seated and aligned in their guides. Remove the Test Set's cover and check that boards align with the printed guides on the internal sheet metal covers. Ensure that each of the six RF module cases are firmly seated and locked in with their module bracket(s).

- Type-N Connectors

  The Test Set's RF IN/OUT, ANT IN, and DUPLEX OUT connectors should be checked for damage or looseness. Damage can occur to the center conductor pin or the connector itself might become loosened. If damaged, the connector should be replaced. A loose connector can be re-tightened with the nut on the back side of the side panel. Refer to Chapter 5, "Disassembly," on page 101 for information on the side-panel connectors.

- Internal Cables and RF Connectors

  The Test Set contains numerous cables and connectors that should be periodically checked for proper insertion and tightness. Remove the Test Set's cover and visually check for any cables that may not be properly inserted. Check each RF cable connection for tightness, tighten where needed. Refer Chapter 5, "Disassembly," on page 101 for information on the various cables and assemblies.

Maintenance Procedures

Cleaning the Air Filter

NOTE
The cleaning interval is dependent on the environmental conditions and application, it can be as often as six months in extremely dusty or dirty environments or as long as two years in a clean, well maintained facility.

The Test Set's internal air filter requires periodic cleaning. Failure to periodically clean this filter may result in decreased internal airflow, increased internal operating temperature, and early failure of the Test Set.

1. Remove the front frame and external cover to access the air filter, see figure 4-1 on page 99. It is not necessary to remove the rear frame. Refer to Chapter 5, "Disassembly," on page 101 for removing the front frame and external cover.

2. Lift the filter from the Test Set's chassis. Use a vacuum to clean the filter. Use only a static-free vacuum cleaner or ionized air for the removal of dust and debris.

Memory Backup AA Battery

Two battery sources are used to maintain the contents of the Test Set's memory when power is disrupted. One source is a set of two AA batteries mounted behind the rear frame of the Test Set. You must periodically change these batteries. The second battery source acts as a backup to the AA batteries. It is internally mounted and is not user serviceable.

CAUTION
Replace these batteries every 2-3 years. Failure to take prompt action may result in loss of RAM data including IBASIC programs and SAVE/RECALL states stored in the RAM.

To change the AA batteries, use the following procedure:

1. Switch power off and unplug the Test Set.

2. Remove the six TX-15 torx screws in the rear frame, see figure 4-1 on page 99. It is not necessary to remove the front frame or external cover.

3. Remove the rear frame.

4. Replace the AA batteries. Do not use rechargeable batteries, and dispose the used batteries properly.

5. Re-install the rear frame.

Figure 4-1   **AA Batteries and Air Filter**

PC Card Battery

CAUTION   BEFORE REMOVING THE BATTERY from the PC card, insert the card into a powered-up Test Set. Removing the battery without an alternate power source will destroy the data in the card.

External PC card (PCMCIA) contain batteries which require replacement. These batteries should be replaced every 12 months or whenever signs of lost data are noted. See figure 4-2 for battery replacement.

Figure 4-2   **PCMCIA Card Battery Replacement**

Battery Holder Lock
Unlocked ←→ Locked

Read Only ←→ Write
Write Protect Switch   Battery Holder

Battery

Battery Holder

CAUTION: INSERT CARD INTO A POWERED-UP
TEST SET BEFORE REMOVING BATTERY.

changbat.eps

5   Disassembly

This chapter explains how to disassemble the Test Set for major assembly replacement.

Service Tools

Tools

One or more of the following tools may be required to access and/or remove various internal assemblies in the Test Set:

- TX-10 torx screwdriver
- TX-15 torx screwdriver
- Flat blade screwdriver
- 1/16-inch allen wrench
- 3/16-inch socket wrench
- 5/16-inch open-end wrench (for SMC connectors)
- 15/64-inch open-end wrench (for SMA connectors)
- 9/16-inch open-end wrench (for BNC connectors)
- 3/4-inch open-end wrench (for Type-N connectors)

Recommended Torque

- Tighten screws until snug. Overtightening can strip screws.
- SMA (RF) connectors: 9.0 lb-in. (102 N-cm)
- SMC (RF) connectors: 6.0 lb-in. (68 N-cm)
- Nuts holding semi-rigid coax to motherboard: 6.0 lb-in. (68 N-cm)

Assembly Replacements

With some assemblies you will receive a memory card that contains factory-generated calibration data for that assembly. For new replacements, there will also be an instruction sheet for loading the calibration data into your Test Set.

Table on page 76 and table on page 160 show which assemblies need calibration data as well as which performance tests and periodic self-calibration adjustments are recommended after replacing an assembly.

NOTE Periodic Adjustment Intervals

The adjustment programs Periodic Calibration and IQ Calibration should be performed after any assembly referred to in table on page 160 is replaced, or at least every 24 months. These calibration programs can be run anytime to optimize the performance of the Test Set. See Chapter 7, "Periodic Adjustments," on page 159 for details.

NOTE Performance Test Intervals

The performance tests in Chapter 8, "Performance Tests" on page 173 should be performed when certain assemblies are repaired or replaced, or at least every 24 months. See table on page 76 for those assemblies requiring performance testing/calibration.

Replacement Parts

For replacement part numbers, see Chapter 6, "Replaceable Parts" on page 135. For cable routing information refer to table 5-2 on page 130.

Removing the External and Internal Covers

To access most of the components inside the Test Set, you must remove the front frame, external cover, and internal covers (see figure 5-1 and figure 5-2). It is not necessary to remove the side panel or rear frames in most cases. You must remove the rear frame to access the memory-backup AA-batteries, power supply assemblies.

External Covers

Step 1. To remove the front frame, remove the eight screws securing it and pull it away from the chassis, see figure 5-1.

Step 2. After removing the front frame, remove the external cover by sliding it slightly forward and away from the chassis.

Step 3. To access the backup batteries, power supply, or GFI, remove the rear frame by removing the 6 screws securing it to the chassis. Pull the rear frame away from the chassis.

Step 4. To remove the side panel frame, remove the handle and eight screws securing this frame to the chassis.

Figure 5-1   **External Cover Removal**

extcvrs3.eps

Internal Covers

There are internal covers protecting the top- and bottom-side assemblies of the Test Set.

To remove the top covers, see "Top Internal Covers" below. To remove the bottom cover, see "Bottom Internal Cover" on page 107.

Top Internal Covers

Step 1. Remove the front frame and external cover, see "External Covers" on page 104. Side panel and rear frame removal is not necessary.

Step 2. To access the top-side assemblies, remove the MP13 and MP12 internal covers by removing the screws securing these covers to the chassis, see figure 5-2.

Step 3. Lift the MP14 cover to access the printed circuit assemblies.

Refer to figure 5-3 on page 106 to help you identify the assemblies and components in the Test Set.

Figure 5-2   Top Internal Covers

Screws (x17)

MP12
Cover-Top

Screws (x14)

MP13
Cover-Mod

MP14
Cover-Digital

intcvr4.eps

Figure 5-3   **Top View of Test Set**

Battery Holder
A3A4

A3
Assembly

MODULATION DISTRIBN, A2A44

6kHz BP Filter
A2A80A2

C-MSSG Filter
A2A80A1

AUDIO ANALYZER 2, A2A40   AUDIO ANALYZER 1, A2A80

Motherboard A2A1   CONTROL INTERFACE
A2A70

RX DSP, A2A36

J78

CDPD, A2A35 (Option 003)

J86
J84
J83

W218

TX DSP A2A34

MEASUREMENT, A2A33

J82   J76

SIGNAL/SOURCE, A2A32

J85

CONTROLLER, A2A31   **W204**

W205   MEMORY A2A30A1
MEMORY/SBRC, A2A30   D. DRIVE, A2A50

A2
Assembly

Motherboard A2A1

Rubidium
Reference
A2A15
(Option AY5)

SPEC ANALYZER A2A20

RECEIVER A2A21

RCVR SYNTH A2A22

H.STABILITY REFERENCE A2A23

RF OUTPUT A2A24

SIG GEN SYNTH A2A25

J59   **W201**

J74

**PCMCIA Card Reader
A2A10**

J75

A1
Assembly

Display
A1A1

Speaker
A1LS1

RPG
A1A3

Keypanel
A1A2

a2ovrvw1b.eps

Bottom Internal Cover

To access the assemblies on the bottom side of the Test Set, turn the Test Set over, remove the screws shown in figure 5-4, and lift the bottom internal cover from the chassis.

CAUTION   If the external and internal covers have been removed, be careful not to damage any PC (Printed Circuit) assemblies. Some of these assemblies have pull rings that can get hooked and pull the assemblies from their motherboard connections.

Use figure 5-5 on page 108 to identify the assemblies on the bottom side of the Test Set.

Figure 5-4   **Bottom Internal Cover**

Screws (x27)

MP15
Cover-Bottom

btmcvr1.eps

Figure 5-5   **Bottom View of Test Set (without Bottom Cover)**

btmwire2a .eps

A1 Front Panel Disassembly

Step 1. Remove the front frame, external cover, and internal top and bottom covers, see "Removing the External and Internal Covers" on page 104.

Step 2. Remove the eight screws securing the A1 assembly to the A2 assembly, see figure 5-6.

Step 3. Disconnect cables W200 and W202 from connectors J79 and J49 on the A2A1 motherboard.

To replace a component or subassembly on the A1 assembly, see figure 5-7 on page 110.

Figure 5-6   **A1 Assembly**

**Figure 5-7** **A1 Assemblies and Components**

a1parts1.eps

A2 Chassis Disassembly

This section describes how to disassemble the A2 assembly. Use table 5-1 below to see which assemblies are replaceable.

NOTE   Periodic Adjustment Intervals

The adjustment programs Periodic Calibration, IQ Calibration, and Eb/No Calibration should be performed after any assembly referred to in table 7-1 on page 160 is replaced, or at least every 24 months. These program can be run anytime to optimize the performance of the Test Set. See Chapter 7, "Periodic Adjustments," on page 159 for details.

NOTE   Performance Test Intervals

The performance tests in Chapter 8, "Performance Tests" on page 173 should be performed when certain assemblies are repaired or replaced, or at least every 24 months. See table 3-5 on page 76 for those assemblies requiring performance testing/calibration.

Table 5-1   A2 Assemblies

Module Description	Page Number
Module and PC Board Assemblies	see page 111
RX DSP and A2A35 CDPD (Option 003) Assemblies	see page 114
PCMCIA Card Reader Assembly	see page 115
Control Interface Assembly	see page 116
RF I/O, Upconverter, & Downconverter Assemblies	see page 117
REF RX/IQ Modulator and Premodulation Filter Assemblies	see page 120
Attenuator Assembly	see page 122
Motherboard Assembly	see page 122
Rubidium Reference Assembly (Option AY5)	see page 124
CDPD Directional Coupler and Switch (Option 003)	see page 124

Module and PC Board Assemblies

For cable routing information see table 5-2 "Wire/Cable List" on page 130.

Step 1. Remove the Test Set's external and top internal covers, see "Removing the External and Internal Covers" on page 104.

Step 2. Remove modules using a flat-blade screwdriver to pry them upward from the chassis, see

Step 3. Remove PC board assemblies by lifting them from the chassis (some assemblies have pull rings) and then disconnect any cables that may be attached to it.

See figure 5-8 for the cable connections on the Memory/SBRC and Controller assemblies.

For removing the filter assemblies from the Audio Analyzer 1assembly see "A2A80A1 and A2A80A2 Filter Assembly Removal" on page 114.

For removing the RX DSP and/or A2A35 CDPD (Option 003) assemblies see "RX DSP and A2A35 CDPD (Option 003) Assemblies" on page 114.

Figure 5-8   **Memory/SBRC and Controller Assemblies**

CONTROLLER, A2A31 Assembly

a2_pcbs3.eps

Figure 5-9   **Module and PC Board Assemblies**

Battery Holder
A3A4

A3 Assembly

MODULATION DISTRIBN, A2A44   6kHz BP Filter A2A80A2   C-MSSG Filter A2A80A1

AUDIO ANALYZER 2, A2A40   AUDIO ANALYZER 1, A2A80

Motherboard A2A1   CONTROL INTERFACE A2A70

RX DSP, A2A36

CDPD, A2A35 (Option 003)   J86
J84
J78   W218
TX DSP A2A34   J83

MEASUREMENT, A2A33   J82   J76

SIGNAL/SOURCE, A2A32   J85   W204

CONTROLLER, A2A31

W205   MEMORY A2A30A1

MEMORY/SBRC, A2A30   D. DRIVE, A2A50

A2 Assembly

Motherboard A2A1

SPEC ANALYZER A2A20   RECEIVER A2A21   RCVR SYNTH A2A22   H.STABILITY REFERENCE A2A23   RF OUTPUT A2A24   SIG GEN SYNTH A2A25

Rubidium Reference A2A15 (Option AY5)

J59   W201

PCMCIA Card Reader A2A10

J74
J75

A1 Assembly

Display A1A1   Speaker A1LS1   RPG A1A3   Keypanel A1A2

PC Board Assembly

Module

pcbremn4.eps

### A2A80A1 and A2A80A2 Filter Assembly Removal

To remove either of the Audio filter assemblies on the A2A80 Audio Analyzer 1 assembly:

Step 1. Remove the A2A80 assembly from the Test Set.

Step 2. Turn the plastic hex nut on each standoff a quarter turn and push the standoffs through their holes to release the filter board from the host board, see figure 5-10. It may be necessary to compress or squeeze the expandable flanges to slide them through the mounting holes.

Figure 5-10 **A2A80 Audio Analyzer 1 Assembly**

1/4 turn to remove
or secure option board.

a2a80.eps

RX DSP and A2A35 CDPD (Option 003) Assemblies

Step 1. Pull the RX DSP A2A36 assembly from the Test Set and disconnect all cables, see figure 5-9 on page 113 and figure 5-11 below. If the Test Set includes Option 003, the CDPD A2A35 assembly is attached to the RX DSP assembly.

Step 2. To remove the CDPD assembly, remove the four screws securing it to RX DSP assembly.

Figure 5-11   **RX DSP and CDPD (Option 003) Assembly Removal**


a2a35a36.eps

PCMCIA Card Reader Assembly

Step 1. Remove the front frame, external cover, and the front internal cover from the Test Set, see "Top Internal Covers" on page 105.

Step 2. Remove the memory card from the card slot.

Step 3. See figure 5-12. Remove the two screws and disconnect ribbon cable W201 from the PCMCIA assembly. Lift the assembly from the chassis.

Figure 5-12   **PCMCIA Card Reader Assembly Removal**

a2a10.eps

MP101

MP101

**PCMCIA Assembly
A2A10**

## Control Interface Assembly

Step 1. Remove the standoffs and screwlocks from the connector panel as shown in figure 5-13 from the Test Set.

Step 2. Disconnect cables W204 and W208 from the A2A70 assembly.

Figure 5-13   **Control Interface Assembly Removal**

**Control Interface Assembly
A2A70**

Washer
MP108 (x10)

Screwlock
MP107 (x10)

Washer
MP109 (x2)

Standoff
MP106 (x2)

J3

J8

J2

J4

J5

J6

**Control Interface Assemby
A2A70**

J1

W204

to A2A31 J1
(*to Controller
Assembly*)

J7

W208   to A2A35 P2

J10   (*to CDPD Assembly Option 003*)

a2a70_3.eps

RF I/O, Upconverter, & Downconverter Assemblies

The RF Input/Output A2A130, Upconverter A2A110, and Downconverter A2A115 assemblies are secured in an interlocking manner and are disassembled in the following order:

RF Input/Out Assembly Removal

Step 1. Remove the bottom cover of the Test Set. See "Removing the External and Internal Covers" on page 104.

Step 2. Disconnect all wires and cables shown figure 5-14 on page 119.

Step 3. Remove the four torx screws (MP101) securing the RF Input/Output assembly to the other assemblies.

Step 4. Slide the RF Input/Output assembly away from the Downconverter assembly's slot to remove the assembly.

Upconverter Assembly Removal

Step 1. Remove the RF Input/Output as previously instructed.

Step 2. Disconnect wires and cables shown figure 5-14 on page 119.

Step 3. Remove the four torx screws securing this assembly and lift it away from the chassis.

Downconverter Assembly Removal

Step 1. Remove the RF Input/Output and Upconverter assemblies as previously instructed.

Step 2. Disconnect all wires and cables shown in figure 5-14.

Step 3. Remove the four torx screws securing this assembly and lift it away from the chassis.

When reassembling, reverse the order of disassembly, that is, install the Downconverter assembly first, the Upconverter second, and the RF Input/Output assembly last. For wire/cable routing information, see table 5-2 "Wire/Cable List" on page 130.

Figure 5-14 **RF Input/Output, Upconverter, & Downconverter Removal**

REF RX/IQ Modulator and Premodulation Filter Assemblies

The Reference Receiver/IQ Modulator and Generator Reference assemblies need to be removed in the following order. See figure 5-16 on page 121.

Removing the REF RX/IQ Modulator Assembly

Step 1. Remove the bottom cover, see "Bottom Internal Cover" on page 107.

Step 2. Disconnect all wires and cables shown in figure 5-16 on page 121.

Step 3. Remove the nine torx screws that secure this assembly to the chassis.

Removing the Premodulation Filter Assembly

Step 1. Remove the REF RX/IQ Modulator assembly.

Step 2. Disconnect the cables shown in figure 5-15.

Step 3. Remove the nine torx screws securing the assembly to the chassis and lift the assembly, see figure 5-16 on page 121.

Figure 5-15   **Premodulation Filter Assembly Wiring**

a100vw.eps

Figure 5-16 **REF RX/IQ Modulator & Premodulation Filter Removal**

MP101 (x9)

**REF RX/IQ MOD
Assembly
A2A120**

W**214**

**Premodulation
Filter Assembly
A2A100**

W215

MP101 (x9)

W216

MP101 (x8)

moddis.eps

MP101 (x8)

**REF RX/IQ MOD
Assembly A2A120**

W213

MP101 (x5)

MP101 (x4)

W63	N.C.	W64		W61	W67		W65		W51
IQ RF OUT	CDPD RF	CW RF IN		CDPD 10M	10M REF		Rx CLK		Fs CLK
J4 (YEL)	J6 N.C.	J1 (GRN)		J14 (GRY)	J4 (VIO)		J7 (BLU)		J9 (BRN)

W58	W62	W69	W68	W14	N.C.	W66	W70	W55
Q TUNE	I IN	Q IN	REF IN	FR CLK	J5	16•SYMBOL	114.3M IF IN	700K IF
J5 (RED)	J3 (BLK)	J2 (WHT)	J2 (ORG)	J3 (BLU)		J6 (BRN)	J8 (GRY)	J10 (YEL)

a120vw.eps

Attenuator Assembly

Step 1. Remove the front, side, and rear external covers, and the top and bottom internal covers, see "Removing the External and Internal Covers" on page 104.

Step 2. Remove the power supply assembly, see "A3 Power Supply Disassembly" on page 126.

Step 3. Turn the Test Set over and disconnect cables W120 and W123 from the attenuator, see figure 5-17.

Step 4. Remove the four screws that secure the attenuator to the chassis, see figure 5-17.

Figure 5-17   **100W Attenuator Assembly Removal**

A2 Assembly
(Rear View)

Attenuator
A2A200

A2 Assembly
(Rear View)

Attenuator
A2A200

W120
(A2A200 OUT)

W123
(A2A200 INPUT)

MP 101 (4x)

a2a200_1.eps

Motherboard Assembly

Step 1. Remove the all external and internal (top and bottom) covers from the Test Set, see "Removing the External and Internal Covers" on page 104.

Step 2. Remove all the modules and PC board assemblies. See "Module and PC Board Assemblies".

Step 3. Remove the A1 front panel and A3 rear panel assemblies. See "A1 Front Panel Disassembly" on page 109 and "A3 Power Supply Disassembly".

Step 4. Remove the six torx screws securing the sheet metal divider and then remove the divider, see figure 5-18 on page 123

Step 5. Disconnect all the connectors on the top side of the motherboard.

Step 6. Disconnect all the connectors on the bottom side of the motherboard.

Step 7. Remove the 11 torx screws securing the motherboard to the chassis and lift it up to remove it.

To reassemble the Test Set, perform the previous steps in reverse order. For wire/cable routing information, see table 5-2 "Wire/Cable List" on page 130.

Figure 5-18   **Motherboard Removal**

Rubidium Reference Assembly (Option AY5)

This assembly is an option. To remove this assembly, remove the cables and screws shown in the figure 5-19 below.

WARNING   **The optional Rubidium Reference assembly, A2A15, (OPTION AY5) of the Agilent Technologies 8935 Series E6381A TDMA Base Station Test Set contains the radioactive isotope Rubidium 87. DO NOT attempt to repair this assembly. This assembly contains no user serviceable parts. The Rubidium 87 is isolated inside a vacuum tube which is enclosed within a metal housing, and as a result, there is no measurable external radiation. The Rubidium Reference assembly does not present any safety hazards. For disposal purposes, this assembly is regulated as a hazardous waste and must be disposed of in accordance with local, state, and federal laws. For important shipping information, see "RUBIDIUM REFERENCE ASSEMBLY" on page 16.**

Figure 5-19   **Rubidium Reference Assembly, A2A15**

ribclk_rmv2.eps

CDPD Directional Coupler and Switch (Option 003)

Remove the screws and cables shown in figure 5-20. Note that in non-CDPD Test Sets, the directional coupler A2A135 and cables W53, W124, and W125 are not included and are replaced with one cable, W110.

Figure 5-20   **CDPD Directional Coupler**

A3 Power Supply Disassembly

Step 1. Remove the Test Set's external and internal covers, see "Removing the External and Internal Covers" on page 104.

Step 2. Remove the eighteen torx screws securing the A3 assembly to the A2 assembly, see figure 5-21.

Step 3. Move the A3 assembly away from the A2 assembly and disconnect cables W220 and W221.

Figure 5-21   **A3 Rear Panel Assembly**

**A2 Assembly
(Rear View)**

W221

W220

MP101 (x18)

A3 Assembly

A3disas1a.eps

Removing the Power Supply Regulator Assembly

To remove the A3A1 regulator assembly, disconnect the cables and the four torx screws shown in figure 5-22.

Figure 5-22 **A3A1 Regulator Assembly**

A3A1 Assembly

Removing the Power Supply Assembly

Step 1. Remove the regulator assembly.

Step 2. Remove the power supply cover from the A3 assembly, see figure 5-23 on page 128.

Step 3. Disconnect cables W222, W223, and GFI-assembly cable at J7.

Step 4. Remove the four screws securing the power supply to the rear sub panel.

Figure 5-23   Power Supply Removal

Power Supply
Cover

Rear
Sub-Panel

ps_cvr1.eps

W222

Power Supply Assembly

W223

*Part of
GFI Assembly.*

J7   **Rear Sub-Panel**

ps_rmv2.eps

Power Supply Switch, Fan, & Battery Holder Assemblies

Step 1. Remove the regulator assembly, see "Removing the Power Supply Regulator Assembly" on page 127, and power-supply cover and subassemblies, see "Removing the Power Supply Assembly" on page 127.

Step 2. To remove the fan, remove the three screws shown in figure 5-24.

Step 3. The A3S1 power switch assembly is normally riveted in place. However this assembly is replaceable and screws can be used to replace the rivets, see figure 5-24.

Figure 5-24   **Fan and Power Switch Assemblies**

fan_rmv2a.eps

Wire/Cable Information

Table 5-2   Wire/Cable List

Wire #	From	To	Part Number
W1	"AUDIO OUT" (Side Panel)	A2A1 J8	E6380-61039
W2	"AUDIO IN - HI" (Side Panel)	A2A1 J9	E6380-61039
W3	"AUDIO IN - LO" (Side Panel)	A2A1 J11	E6380-61039
W4	"TDMA ANALYZER INPUTS - TRIGGER" (Side Panel)	A2A1 J86	E6381-61007
W5	"TDMA ANALYZER INPUTS - DATA" (Side Panel)	A2A1 J84	E6381-61007
W6	"TDMA ANALYZER INPUTS - CLOCK" (Side Panel)	A2A1 J85	E6381-61007
W7	"AUDIO MONITOR OUTPUT" (Side Panel)	A2A1 J37	E6380-61039
W8	"EXT SCOPE TRIG IN" (Side Panel)	A2A1 J38	E6380-61039
W9	"VIDEO OUT" (Side Panel)	A2A1 J39	E6380-61039
W10	"MODULATION INPUT" (Side Panel)	A2A1 J36	E6380-61039
W11	"OPTIONAL CDPD MOD OUT" (Side Panel)	A2A35 J6 "FM MODE OUT" (GRY)	E6381-61008
W12	"GENERATOR DATA IN" (Side Panel)	A2A1 J83	E6381-61007
W13	"DIGITAL MUX OUT" (Side Panel) (RED)	A2A100 J5 "DIGITAL MUX" (RED)	E6380-61073
W14	"FRAME CLK OUT" (Side Panel) (BLU)	A2A120 J3 "FR CLK" (BLU)	E6381-61005
W15	"TDMA REF IN" (Side Panel) (VIO)	A2A100 J13 "TDMA REF IN" (VIO)	E6380-61075
W16	"10 MHz REF OUT" (Side Panel) (ORG)	A2A100 J15 "10 MHz REF OUT" (ORG)	E6380-61076
W17	"SYNTH REF IN" (Side Panel) (GRN)	A2A100 J17 "SYNTH REF IN" (GRN)	E6380-61077
W18-W23	NOT USED	NOT USED	
W24	A2A1 J4 (GRY)	A2A110 J3 "MEAS_20M_REF"	E6380-61047

Table 5-2   Wire/Cable List

Wire #	From	To	Part Number
W25 (Opt 003)	A2A1 J76	A2A35 J4 (RED)	E6381-61020
W26 (Opt AY5)	A2A1 J75	A2A15 SMA	E6381-61017
W27 (Opt 003)	A2A1 "B" (VIO)	A2A35 J3	E6381-61021
W28	A2A1 "F" (GRY)	A2A36 J6 "RX DSP IF"	E6381-61028
W29 (Opt 003)	A2A1 "A" (YEL)	A2A35 J5	E6381-61027
W30	NOT USED - A2A1 "E"		
W31	A2A1 "D" (GRY)	A2A36 J4 "EXT PS"	E6381-61028
W32	A2A1 "C" (GRY)	A2A36 J3 "EXT IN"	E6381-61028
W33-W49	NOT USED		N/A
W50	A2A1 "C" (GRY)	A2A130 J7 (GRY)	E6380-61051
W51	A2A1 "D" (BRN)	A2A120 J9 "Fs CLK" (BRN)	E6380-61066
W52	NOT USED	NOT USED	
W53 (Opt 003)	A2A1 "A" (YEL)	A2A135 J4 "-30dB" (YEL)	E6381-61017
W54 (Opt 003)	A2A1 "B" (BLK)	A2A100 J9 (BLK)	E6380-61046
W55	A2A1 "F" (YEL)	A2A120 J10 "700K IF" (YEL)	E6381-61016
W56	A2A115 J3 (GRY)	A2A1 J2	E6380-61064
W57	A2A115 J2 (ORG)	A2A1 J1	E6380-61050
W58	A2A120 J5 "QUAD TUNE" (RED)	A2A100 J12 "QUAD ADJ" (RED)	E6380-61063
W59-W60	NOT USED		N/A
W61	A2A100 J14 "115/118 REF" (GRY)	A2A120 J14 "CDPD 10M" (GRY)	E6381-61015
W62	A2A120 J3 "I IN" (BLK)	A2A100 J10 "I CHAN MOD" (BLK)	E6381-61010
W63	A2A120 J4 "IQ RF OUT" (YEL)	A2A1 J7 (YEL)	E6380-61059
W64	A2A120 J1 "CW RF IN" (GRN)	A2A1 J6 (GRN)	E6380-61058

Table 5-2   Wire/Cable List

Wire #	From	To	Part Number
W65	A2A120 J7 "RX CLK" (BLU)	A2A100 J7 "ANALYZER DATA CLK OUT" (BLU)	E6380-61061
W66	A2A120 J6 "16* SYMBOL" (BRN)	A2A100 J6 "16* SYMBOL CLK" (BRN)	E6381-61014
W67	A2A120 J4 "10M REF" (VIO)	A2A100 J16 "TDMA 10 MHz IN" (VIO)	E6381-61013
W68	A2A120 J2 "REF IN" (ORG)	A2A120 J11 "TDMA REF OUT" (ORG)	E6381-61012
W69	A2A120 J2 "Q IN" (WHT)	A2A100 J8 "Q CHAN MOD" (WHT)	E6381-61011
W70	A2A120 J8 "114.3M IF IN" (GRY)	A2A1 J5 (GRY)	E6380-61060
W71-W99	NOT USED		
W100	A2A1 J3	A2A110 J1 "MAIN_RF_OUT"	E6380-61021
W101	A2A110 J2 "UPCNV_OUT"	A2A130 J2	E6380-61020
W102-W109	NOT USED		N/A
W110	A2A115 J1 "DNCNV_IN"	A2A130 J5	E6380-61034
W121	A2A130 J4	A2 J2 "ANT IN" (Panel)	E6380-61019
W122	A2A130 J6	A2 J3 "DUPLEX OUT" (Panel)	E6380-61018
W123	A2 J4 "RF IN/OUT" (Panel)	A2A200 "INPUT"	E6380-61016
W126	A2U1 "DC BLOCK"	A2A200 "OUT"	E6380-61111
W127	A2A130 J3	A2U1 "DC BLOCK"	E6380-61112
W128-W199	NOT USED		N/A
W200	A2A1 J79	A1A1 J2	E6380-61062
W201	A2A1 J59	A2A10 J1	E6380-61015
W202	A2A1 J49	A1A3 J1	E6380-61022
W203	A1A3 J2	A1A2 (keypad assembly)	E6380-61068
W204	A2A31 J1	A2A70 J1	E6380-61023
W205	A2A31 J4	A2A30 J3	E6380-61052
W206 (Opt AY5)	A2A1 J74	A2A15 S-MIN-D	E6381-61024
W207	A2A1 J78	A2A35 J2	E6381-61022

Table 5-2   Wire/Cable List

Wire #	From	To	Part Number
W208	A2A70 J7	A2A35 P2 "SERIAL"	E6381-61009
W209	A2A35 P3 (CDPD VALID)	A2A36 J9 (CDPD VALID)	83203-61049
W210	A2A110 J4	A2A1 J32	E6380-61029
W211	A2A130 J1	A2A1 J34	E6380-61029
W212	A2A115 J4	A2A1 J31	E6380-61029
W213	A2A120 J1	A2A1 J35	E6380-61028
W214	A2A1 J64	A2A100 J3	E6380-61027
W215	A2A1 J63	A2A100 J1 "POWER_REF"	E6380-61026
W216	A2A1 J62	A2A100 J2 "GATED_BUS"	E6380-61026
W217	NOT USED		N/A
W218	"TDMA OUTPUTS" (Side Panel)	A2A1 J82	E6381-61006
W219	NOT USED		N/A
W220	A3A1 J5	A2A1 J54	E6380-61036
W221	A3A1 J2	A2A1 J73 (multiconductor power cable)	E6380-61049
W222	A3A1 J6	POWER SUPPLY, A3A2 J14	E6380-61049
W223	A3A1 J1	POWER SUPPLY, A3A2 J13	E6380-61035
(cable part of A3A4 assembly)	BATTERY HOLDER ASSEMBLY, A3A4	A3A1 J7	N/A
(cable part of A3S1 assembly)	POWER SWITCH, A3S1	A3A1 J3	N/A
(cable part of A3B1 assembly)	FAN ASSEMBLY, A3B1	A3A1 J4	N/A
(cable part of A3A3 assembly)	LINE MODULE ASSEMBLY, A3A3	POWER SUPPLY, J7	N/A

6 Replaceable Parts

This chapter contains the replaceable assembly and component information for the Test Set. Use the illustrations in this chapter to identify the replaceable parts and the "Parts List" on page 153 for part numbers.

Replacement & Ordering Parts

Direct Parts Ordering

See "Ordering Parts" on page 45. The Agilent Technologies Support Materials Organization can help identify parts for ordering.

Assembly Replacements

With some assemblies you will receive a PCMCIA memory card that contains factory-generated calibration data for that assembly. There will also be an instruction sheet for loading the calibration data into your Test Set after you've replaced the assembly.

NOTE   Periodic Adjustment Interval

The adjustment programs Periodic Calibration and IQ Calibration should be performed after any assembly referred to in table 7-1 on page 160 is replaced, or at least every 24 months. These program can be run anytime to optimize the performance of the Test Set. See Chapter 7, "Periodic Adjustments" on page 159 for details.

NOTE   Performance Test Interval

The performance tests in Chapter 8, "Performance Tests" on page 173 should be performed when certain assemblies are repaired or replaced, or at least every 24 months. See table 3-5 on page 76 for those assemblies requiring performance testing/calibration.

Parts Identification

Major Assembly Overview

Shown below is a top view of the Test Set with external and internal covers removed. The Test Set can be separated into three major assemblies designated: A1, A2, and A3. Throughout this chapter the reference designator for each sub-assembly is prefixed with its major assembly's designator. Take for example the PCMCIA assembly's reference designator A2A10: "A2" refers to the A2 major assembly and "A10" refers to the PCMCIA sub-assembly which is part of A2.

Figure 6-1   **Major Assemblies**

Battery Holder
A3A4

A3 Assembly

MODULATION DISTRIBN, A2A44
6kHz BP Filter A2A80A2
C-MSSG Filter A2A80A1
AUDIO ANALYZER 2, A2A40
AUDIO ANALYZER 1, A2A80
Motherboard A2A1
CONTROL INTERFACE A2A70
RX DSP, A2A36
J86
J78
W218
CDPD, A2A35 (Option 003)
J84
J83
TX DSP A2A34
J76
MEASUREMENT, A2A33
J82
SIGNAL/SOURCE, A2A32
J85
CONTROLLER, A2A31
W204
W205
MEMORY A2A30A1
MEMORY/SBRC, A2A30
D. DRIVE, A2A50

A2 Assembly

Motherboard A2A1
Rubidium Reference A2A15 (Option AY5)
J59
W201
PCMCIA Card Reader A2A10
J74
J75
SPEC ANALYZER A2A20
RECEIVER A2A21
RCVR SYNTH A2A22
H.STABILITY REFERENCE A2A23
RF OUTPUT A2A24
SIG GEN SYNTH A2A25

A1 Assembly

Display A1A1
Speaker A1LS1
RPG A1A3
Keypanel A1A2

a2ovrvw1b.eps

Covers and Chassis Parts

Figure 6-2   **External and Internal Covers**

External Cover
MP7

Air Filter Pad
MP8

Foot
MP6 (x4)

Rear Frame
MP11

MP101 (x6)

Side Panel
MP9

Front Frame
MP2

Name Plate
MP3

Impact Cover
MP1

Door Latch
MP4

Door Spring
MP5

Foot MP6 (x4)

MP101 (x8)

MP101 (x8)

Strap MP10

Side Impact Cover

Screws (x17)
MP101

Cover-Top
MP12

Screws (x14)
MP101

Cover-Module
MP13

Cover-Digital
MP14

Screws (x27)
MP101

Cover-Bottom
MP15

intcvr4.eps

btmcvr1.eps

A1 Assemblies

Figure 6-3   **A1 Assembly - Front Panel**

Window Display
MP35

Keypad w/ Frame A1A2

Frame MP34

MP103 (x8)

MP33
Foam

Knob MP31
Knob MP32

Washer
MP37

Nut MP36

Speaker
A1LS1

Knob MP30

Display A1A1

MP102 (x4)

A1A3

W200

W203

W202

MP104 (x3)

A1R1

a1parts1.eps

A2 Assemblies

Module and PCB Board Assemblies

Figure 6-4

Battery Holder A3A4

A3 Assembly

6kHz BP Filter A2A80A2   **C-MSSG Filter A2A80A1**

MODULATION DISTRIBN, A2A44

AUDIO ANALYZER 2, A2A40   **AUDIO ANALYZER 1, A2A80**

Motherboard A2A1   **CONTROL INTERFACE A2A70**

RX DSP, A2A36

J86

CDPD, A2A35 (Option 003)   J84   **W218**

J83

TX DSP A2A34

MEASUREMENT, A2A33   J85   J82   J76

SIGNAL/SOURCE, A2A32

W204

CONTROLLER, A2A31   D C

W205   **MEMORY A2A30A1**   A B   E

MEMORY/SBRC, A2A30   **D. DRIVE, A2A50**   F

A2 Assembly

Motherboard A2A1

SPEC ANALYZER A2A20

RECEIVER A2A21

RCVR SYNTH A2A22

H.STABILITY REFERENCE A2A23

RF OUTPUT A2A24

SIG GEN SYNTH A2A25

Rubidium Reference A2A15 (Option AY5)

J59   **W201**

PCMCIA Card Reader A2A10

J74

J75

A1 Assembly

Display A1A1   **Speaker A1LS1**   **RPG A1A3**   **Keypanel A1A2**

a2ovrvw1b.eps

A2A30, A2A31, A2A35 (OPTION 003), A2A36, A2A80, A2A80A1 & A2A80A1 Assemblies

Figure 6-5

AUDIO 1, A2A80 Assembly

(Filter OPT 1 C-MSSG)
A2A80A1

(Filter OPT 2 6K Hz BPF)
A2A80A2

1/4 turn to remove or secure option board.

a2a80.eps

W205
J3

MEMORY/SBRC, A2A30 Assembly

J2   J1

W204   W205
J1   TP1 TP2   J4

CONTROLLER, A2A31 Assembly

P2   P1

a2pcbs.eps

RX DSP A2A36 Assembly
(Side View)
TP4

W28 (GRY)
J6
J3   W32 (GRY)
J4
W31 (GRY)
J9
W209

W28 "F" GRY
W29 "A" YEL   W31 "D" GRY
W27 "B" VIO   W32 "C" GRY

Motherboard Top Side

Motherboard Bottom Side

MP 112 Washer (5x)
MP 113 Nut (5x)

W54 "B" BLK   W50 "C" GRY
W51 "D" BRN
W53 "A" YEL   W55 "F" YEL

(Top View)   A2A36 RX DSP Assembly
A2A35 CDPD Assembly (Option 003 Only)

MP101 (4x)   W11 (GRY)
A2A35 CDPD Assembly Option 003 (side 1)   W29 (YEL)   J6
W27 (VIO)   J5   A2A35 CDPD Assembly Option 003 (side 2)
J3
W25 (RED)   J4

CDPD Valid   Serial Control   Power
P3   P2   J2   W207
W209   W208

a2a35a36.eps

CDPD Directional Coupler (Option 003)

Figure 6-6

Rubidium Reference Assembly (Option AY5)

WARNING   **The optional Rubidium Reference assembly of the Test Set contains the radioactive isotope Rubidium 87. This assembly contains no user serviceable parts. DO NOT attempt to repair it. There is no measurable external radiation. This assembly does not present a safety hazard. This assembly is regulated as a hazardous waste and must be disposed of in accordance with local, state, and federal regulations. For important shipping information, see "RUBIDIUM REFERENCE ASSEMBLY" on page 16.**

Figure 6-7

PCMCIA Assembly

Figure 6-8

a2a10.eps

MP101

MP101

**PCMCIA Assembly
A2A10**

W201

J1

*to Motherboard
A2A1 J59*

Attenuator Assembly

Figure 6-9

Control Interface Assembly & Connectors

Figure 6-10

Control Interface Assembly
A2A70

Washer
MP108 (x10)

Screwlock
MP107 (x10)

Washer
MP109 (x2)

Standoff
MP106 (x2)

Control Interface Assemby
A2A70

J1

J7

J10

W204

W208   to A2A35 P2
(to CDPD Assembly Option 003)

to A2A31 J1
*(to Controller
Assembly)*

a2a70_3.eps

RF Input/Output, Upconverter, and Downconverter Assemblies

Figure 6-11

REF RX/IQ MOD and GEN REF Assemblies

Figure 6-12

MP101 (x9)

REF RX/IQ MOD
Assembly
A2A120

Premodulation
Filter Assembly
A2A100

W214

W215

MP101 (x7)

W216

MP101 (x8)

moddis.eps

MP101 (x8)

REF RX/IQ MOD
Assembly A2A120

W213

MP101 (x5)

MP101 (x4)

W63
IQ RF OUT
J4 (YEL)

N.C.
CDPD RF
J6 N.C.

W64
CW RF IN
J1 (GRN)

W61
CDPD 10M
J14 (GRY)

W67
10M REF
J4 (VIO)

W65
Rx CLK
J7 (BLU)

W51
Fs CLK
J9 (BRN)

W58
Q TUNE
J5 (RED)

W62
I IN
J3 (BLK)

W69
Q IN
J2 (WHT)

W68
REF IN
J2 (ORG)

W14
FR CLK
J3 (BLU)

N.C.
J5

W66
16•SYMBOL
J6 (BRN)

W70
114.3M IF IN
J8 (GRY)

W55
700K IF
J10 (YEL)

I/Q

REF

J1

a120vw.eps

Motherboard and Sub Frame

Figure 6-13

Sheet Metal Divider MP19

MP101 (x11)

MP101 (x3)

Motherboard
A2A1

Sub Frame MP16

Gasket MP18

MP101 (x3)

mom_rmv1.eps

A3 Rear Panel Assembly

Figure 6-14

W221

Regulator Assembly A3A1

MP101 (x4)

W223

POWER SW J3

FAN J5

Switch A3S1

W220

MP102 (x10)

Part of A3A4
Battery Holder
Assembly

W222

**Power Supply
Cover MP51**

to A3A1 J4

MP101 (x4)

Fan A3B1

Power Supply A3A2

from
GFI assembly

MP101 (x4)

MP101 (x4)

**Rear Sub-Panel
MP50**

MP101 (x3)

MP101 (x4)

Switch A3S1

to A3A1 J7

MP101 (x4)

**Battery Holder
A3A4**

to A3A2 J7

A3F1
FUSE

Grnd. Lug

MP101 (x3)

A3F1
SPARE

**Ground Fault Interrupter
& Line Module**
(Part of MP50 Assembly)

See Inset Drawing for A3F1

Inset Drawing

a3prts_3.eps

Cable Assemblies

Figure 6-15   **Cables, Top View**

W28 "F" GRY
W29 "A" YEL
"E" N.C.
W31 "D" GRY
W27 "B" VIO
W32 "C" GRY

Motherboard Top Side

MP 112 Washer (5x)
MP 113 Nut (5x)

Motherboard Bottom Side

W54 "B" BLK
W50 "C" GRY
W51 "D" BRN
W53 "A" YEL
W55 "F" YEL

6kHz BP Filter A2A80A2
C-MSSG Filter A2A80A1
MODULATION DISTRIBN, A2A44
AUDIO ANALYZER 2, A2A40
AUDIO ANALYZER 1, A2A80
Motherboard A2A1
CONTROL INTERFACE A2A70
RX DSP, A2A36
CDPD, A2A35 (Option 003)
TX DSP A2A34
MEASUREMENT, A2A33
SIGNAL/SOURCE, A2A32
CONTROLLER, A2A31
MEMORY A2A30A1
MEMORY/SBRC, A2A30
D. DRIVE, A2A50

J86
J84
J83
J78
W218
J85
J82
J76
W204
W205

Motherboard A2A1

Rubidium Reference A2A15 (Option AY5)

J59
W201

SPEC ANALYZER A2A20
RECEIVER A2A21
RCVR SYNTH A2A22
H.STABILITY REFERENCE A2A23
RF OUTPUT A2A24
SIG GEN SYNTH A2A25

PCMCIA Card Reader A2A10

J74
J75

Display A1A1

a2ovrvw1b.eps

Cnctr.-	Cable	To
J4	- W24	A2A110 J3
J8	- W1	AUDIO OUT
J36	- W10	MODULATION INPUT
J37	- W7	AUDIO MONITOR OUT
J38	- W8	EXT. SCOPE TRIG. IN
J9	- W2	AUDIO IN HI
J39	- W9	VIDEO OUT
J11	- W3	AUDIO IN LO

Wx
Jx

A2A1 J3
(on Motherboard, topside)

W100

to Upconverter A2A110 J1

abvwire1a.eps

Figure 6-16   **Cables, Side Panel and Bottom Side Views**

sidewire.eps

btmwire2a .eps

Parts List

Table 6-1

Reference Designator	Description	Part Number
A1	FRONT PNL KIT	E6381-61807
A1A1	EL DISPLAY 6.5IN	2090-0573
A1A2	KEYPD W/FRAME KIT	E6381-61804
A1A3	RPG BD KIT	E6380-61805
A1LS1	SPEAKER ASSEMBLY	E6380-61037
A1R1	HARN SPKR ASSY	E6380-61057
A2A1	MOTHERBOARD KIT	E6381-61801
A2A10	PCMCIA CARD READER KIT	E6380-61803
A2A15	FREQ STD-RUBIDIUM	1813-1318
A2A20	SPECTRUM ANALYZER KIT	08920-61852
A2A21	RECEIVER KIT	E6380-61866
A2A22	RCVR SYNTH KIT	08921-61820
A2A23	HI STB REFERENCE KT	08920-61835
A2A24	RF OUTPUT KIT	E6380-61832
A2A25	SIGGEN SYNTH KIT	08921-61819
A2A30	MEMORY (SBRC) KIT	E6380-61801
A2A30A1	RAM DAUGHTER BD	E6380-60114
A2A31	CONTROLLER KIT	E6381-61809
A2A32	SIGNAL SOURCE KIT	08920-61850
A2A33	MEASUREMENT KIT	08920-61836
A2A34	TX/DSP KIT	E6381-61806
A2A35	CDPD KIT	E6381-61810
A2A36	RX/DSP KIT	E6381-61805
A2A40	AUDIO ANALYZER 2 KIT	08920-61853
A2A44	MOD DISTRIBUTION KIT	08920-61809
A2A50	DISPLAY DRIVER KIT	E6380-61816

Table 6-1

Reference Designator	Description	Part Number
A2A70	CONTROL INTERFACE KIT	E6380-61815
A2A80	AUDIO ANALYZER #1 KIT	08920-61811
A2A80A1	C-MESS FLTR	08920-61056
A2A80A2	6KHZ BP FLT	08920-61063
A2A100	PREMODULATION FILTER KIT	E6381-61803
A2A110	UPCONV KIT	E6380-61809
A2A115	DNCONV KIT	E6380-61808
A2A120	REF RX/IQ KIT	E6381-61802
A2A130	RF/IO KIT	E6380-61810
A2A135	CPLR 30dB 0.8GHZ	0955-0999
A2A200	100W ATTEN KIT	E6380-61892
A2J1	BDG POST ASSY	1510-0038
A2J2, A2J3, A2J4	ADPTR-COAX SMA-N	1250-2621
A2U1	DC BLOCK ASSEMBLY	0955-1125
A3	REAR PANEL KIT	E6380-61899
A3A1	POWER SUPPLY REG KIT	E6380-61804
A3A2	POWER SUPPLY	0950-3690
A3A4	CA AY-HARN,BTRY	E6380-61025
A3B1	FAN AY	E6380-61091
A3F1	FUSE, T 5.0A	2110-0882
A3S1	HRN PWR SWITCH	E6380-61014
ACC1	MANUALS CD-ROM	E6381-90020
ACC2	ALR	E6381-90015
ACC3	GPIB SYNTAX	E6381-90014
ACC4	REFERENCE GUIDE	E6381-90019

Table 6-1

Reference Designator	Description	Part Number
ACC5	AMPS APP GUIDE	E6381-90017
ACC6	CA CXAY 50Z 1FT	8120-1838
ACC7	FW REPL KIT	E6381-61858
ACC8	KIT-SYS PWR CAL	E6380-61811
ACC9	AC COUPLED KIT	E6381-61820
MP1	AY-IMPACT COVER	E6380-61099
MP2	AY FRONT FRAME	E6380-61080
MP3	NAMEPLATE	E6381-00001
MP4	CARD DOOR	E6380-40006
MP5	SPRING-COVER	E6380-21028
MP6	FOOT	E6380-40009
MP7	COVER-EXT	E6380-00019
MP8	FILTER-AIR	E6380-00042
MP9	AY-SIDE FRAME	E6380-61098
MP10	AY-STRAP HANDLE	E6380-61110
MP11	REAR FRAME AY	E6380-61097
MP12	COVER-TOP	E6380-00014
MP13	COVER AY-MODULE	E6380-61095
MP14	COVER-DIGITAL	E6381-00012
MP15	COVER-BOTTOM	E6380-00015
MP16	AY-SUB FRAME	E6381-61004
MP18	GASKET-MOTHER BD	E6380-00034
MP19	DIVIDER	E6380-00009
MP20	NUT-HEX-DBL-CHAM	0590-2332
MP30	KNOB BASE.250 JG	0370-2110
MP31	KNOB-06.5	E6380-40012
MP32	KNOB-016.3	E6380-40011
MP33	FOAM SPACER-SPKR	E6380-00038

Table 6-1

Reference Designator	Description	Part Number
MP34	FRAME-WINDOW	E6380-21011
MP35	WINDOW-DISPLAY	E6380-21009
MP36	NUT HEX 1/4-36	2950-0196
MP37	WSHR LK .256ID	2190-0027
MP50	SUBPANEL-REAR	E6380-61107
MP51	COVER-POWER SUPPLY	E6380-00064
MP100	CLAMP-CABLE	1400-1391
MP101	SMM4.0 10SEMPNTX	0515-0380
MP102	SMM3.0 8SEMPNTX	0515-0372
MP103	SMM3.0 6 FL TX	0515-1227
MP104	SMM3.0 6SEMPNTX	0515-2126
MP105	SMM4.0 20MML	0515-0456
MP106	STDF .327L 6-32	0380-0644
MP107	CONN SCREWLOCK F	0380-2079
MP108		
MP109	WSHR LK .1941D	2190-0577
MP110	SMM4.0 12SEMPNTX	0515-2243
MP111	SMM4.0 16SEMPNTX	0515-2245
MP112	WSHR-LK IN T #10	2190-0124
MP113	NUT-HEX 10-32	2950-0078
MP114	DC BLOCK BRKT	E6380-00069
MP115	TIE WRAP	1400-0249
MP116	MODULE COVER ASSEMBLY	E6380-61086
W1,W2,W3,W7, W8, W9, W10	CX F BNC-SMB 150	E6381-61039
W4,W5,W6,W12	CX F BNC-SMB 250	E6381-61007
W11	CX F BNC-SMB 230	E6381-61008
W13	CA F SMB-BNC 525	E6380-61073

Table 6-1

Reference Designator	Description	Part Number
W14	CX F BNC-SMB 560	E6381-61005
W15	CA F SMB-BNC 525	E6380-61075
W16	CA AY-BNC-SMB	E6380-61076
W17	CA F SMB-BNC 525	E6380-61077
W24	CX F SMB-SMB 250	E6380-61047
W25	CX F SMC-SMB 160	E6381-61020
W26	CX F SMB-SMA 150	E6381-61017
W27	CX F SMC-SMB 250	E6381-61021
W28,W31,W32	CX F SMB-SMB 505	E6381-61028
W29	CX F SMC-SMB 250	E6381-61027
W50	CX F SMC-SMB	E6380-61051
W51	CX F SMB-SMB 550	E6380-61066
W53	CX F SMB-SMA 150	E6381-61017
W54	CX F SMB-SMB 400	E6380-61046
W55	CX F SMB-SMB 515	E6381-61016
W56	CX F SMB-SMB 280	E6380-61064
W57	CX F SMB-SMB 275	E6380-61050
W58	CX F SMB-SMC 440	E6380-61063
W61	CX F SMB-SMB 220	E6381-61015
W62	CX F SMB-SMB 420	E6381-61010
W63	CX F SMC-SMB 250	E6380-61059
W64	CX F SMC-SMB 165	E6380-61058
W65	CX F SMB-SMB 240	E6380-61061
W66	CX F SMB-SMB 240	E6381-61014
W67	CX F SMB-SMB 190	E6381-61013
W68	CX F SMB-SMB 260	E6381-61012
W69	CX F SMB-SMB 420	E6381-61011
W70	CX F SMB-SMB M80	E6380-61060
W100	SR 2.18 SMA-SMA	E6380-61021

Table 6-1

Reference Designator	Description	Part Number
W101	SR 2.18 SMA-SMA	E6380-61020
W110	SR 3.58 SMA-SMA	E6380-61034
W121	SR 3.58 SMA-SMA	E6380-61019
W122	SR 3.58 SMA-SMA	E6380-61018
W123	SR 3.58 SMA-SMA	E6380-61016
W124	CA AY DIRC-CONV	E6381-61019
W125	CA AY RF/IO-DIRC	E6381-61018
W126	DC BLOCK	E6381-61111
W127	DC BLOCK	E6381-61112
W200	RBN 20CNDCT28AWG	E6380-61062
W201	RBN 68CNDCT30AWG	E6380-61015
W202	RBN 40CNDCT28AWG	E6380-61022
W203	CA AY-RIBBON	E6380-61068
W204	CA AY-RBN,HPIB/DCU	E6380-61023
W205	CA AY-RBN	E6380-61052
W206	CA-10C-10F-09F	E6381-61024
W207	CA AY-POWER	E6381-61022
W208	CA-03C-10F-12F	E6381-61009
W209	CBL RCV/CDPD	83203-61049
W210,W211, W212	RBN 20CNDCT28AWG	E6380-61029
W213	RBN 15CNDCT28AWG	E6380-61028
W214	RBN 20CNDCT28AWG	E6380-61027
W215,W216	RBN 40CNDCT28AWG	E6380-61026
W218	CA-15C-16F-15F	E6381-61006
W220	CA AY-RBN,26COND	E6380-61036
W221,W222	CA AY-HARN 20 COND	E6380-61049
W223	RBN 16CNDCT 28AWG	E6380-61035

7 Periodic Adjustments

This chapter contains the periodic adjustment procedures for the Test Set.

Periodic Adjustments

The adjustment programs Periodic Calibration and IQ Calibration should be performed:

- after any assembly referred to in table 7-1 on page 160 is replaced, or

- at least every 24 months.

Some assemblies or combinations of assemblies require periodic adjustments to compensate for variations in circuit performance due to age or environment. These program can be run anytime to optimize the performance of the Test Set.

There are two types of calibration data:

- Factory-generated digital data either on memory cards, or on ROMs (which are on the assemblies themselves)

- Data generated internally by running calibration programs

In either case calibration data is loaded into non-volatile memory on the A2A31 Controller.

NOTE   Because calibration data resides on the A2A31 Controller assembly, it is important that whenever the assembly is replaced that the data be transferred from the original assembly to the new one. The calibration data resides in a socketed EEPROM which can be moved with little danger of losing its contents. Refer to the instructions accompanying the replacement assembly for details.

To download calibration data supplied on a memory card, follow the instructions that come with the replacement assembly. To create and download calibration data for assemblies requiring a periodic adjustment, follow the steps later in this chapter. For a summary of assemblies and their calibration requirements, see table 7-1, "Assembly Calibration Information" on page 160.

Table 7-1   Assembly Calibration Information

Assembly	Where calibration data is located.		Calibration Program: Sub Program
	Memory Card or RAM	**on Assembly**	
A2A80 Audio Analyzer 1			Periodic Calibration: Audio Analyzer 1 Offset
A2A44 Modulation Distribution			Periodic Calibration: External Modulation Path Gain, and, AF GEN Gain
A2A110 Upconverter		X	
A2A24 RF Output		X	

Table 7-1   Assembly Calibration Information

Assembly	Where calibration data is located.		Calibration Program: Sub Program
	Memory Card or RAM	on Assembly	
A2A25 Signal Generator Synthesizer		X	
A2A23 High Stability Reference		X	Periodic Calibration: Timebase Reference
A2A21 Receiver		X	
A2A22 Receiver Synthesizer		X	
A2A20 Spectrum Analyzer	X		
A2A115 Downconverter		X	
A2A33 Measurement	X		Periodic Calibration: Voltmeter References
A2A130 RF Input/Output		X	System Power Calibration
A2A200 100W Attenuator	X		System Power Calibration
A2A100 Premodulation Filter			IQ Calibration
A2A31 Controller		X	
A2A120 Reference Receiver/IQ Modulator			IQ Calibration
A2A34 Transmit DSP			IQ Calibration
A2A40 Audio Analyzer 2			Periodic Calibration: Variable Frequency Notch Filter

Equipment

Equipment for the Periodic Adjustments Programs

- For the `Timebase Reference Using a Counter` calibration you will need to connect a frequency counter to the side panel 10 MHz REF OUTPUT connector. The accuracy of the counter will determine the accuracy of the Test Set's internal reference. You will use the counter to set the timebase reference DACs.

- For the `Timebase Reference Using a Source` calibration you will need to connect a

signal generator to the side panel ANT IN connector.

- For the `Voltmeter References` calibration you will need a DC voltmeter that can measure ±5 V with ±0.015% accuracy.

Figure 7-1   **Periodic Adjustments Menu**

SERVICE MENU Screen

percal.eps

Equipment Needed for the System Power Calibration Program

For the System Power Calibration program you will need the equipment listed in table 7-2. Because this calibration program is written specifically for this equipment, no substitutions are possible.

Table 7-2   Equipment List for System Power Calibration Program

Equipment Type	Model
Signal Generator	8648B Option 1EA
Power Meter	436A 437B 438A EPM-441A EPM-442A 8901B 8902A
Power Sensor	8482A ECP-E18A 11722A
Power Splitter	11667A
HP-IB Cables (2 cables required, 3 if HP-IB printer is used.)	Any HP-IB cable
Printer (optional)	Any serial, parallel, or HP-IB printer

Storing Calibration Factors

You should understand the calibration-factor-storage process before running any of the following programs: Periodic Calibration, IQ Calibration, or System Power Calibration.

As a program runs, calibration factors are computed and applied. When all the calibration factors have been acquired, the program stops and asks if the user wants the calibration factors to be stored. At this point, it should be emphasized that the new calibration factors are now being used by the Test Set. If you do not store them at this point, they will be used by the Test Set until the power is switched off even though they have not been stored.

If you do not store the calibration factors but run another calibration program and then store the calibration factors, the calibration factors from the previous program will be stored along with the calibration factors just acquired unless the power is cycled between the tests. Storing calibration factors copies the calibration factors from volatile to non-volatile memory (that is, memory that is not erased when the power is turned off).

Also, when storing calibration factors, be sure to wait for the message Updating Flash Calibration Files… DO NOT Interrupt Power! to disappear from the display before continuing. Depending on the number of calibration factors being stored, this may take several minutes.

Running the System Power Calibration Program

This adjustment program is not found in ROM of the Test Set. This program resides on a PCMCIA memory card, part-number E6380-61811. It has to be downloaded from the memory card.

This program generates system power calibration factors for the Test Set including the RF Input/Output Section, high power attenuator, and cables. This assures that the Test Set will meet its power measurement accuracy specifications after repair.

An RF signal generator and a power splitter produce two signals with the same power level. One signal is measured by the power meter, the other is applied to the input of the Test Set. The program measures these levels at selected frequencies and then generates calibration factors so the Test Set readings match the power meter readings. These calibration factors are stored in the Test Set.

Communication between the active instrument(s) is through the Test Set's HP-IB port. An optional printer can be connected to the Test Set's HP-IB, serial, or parallel port. Typically this is done from the Printer Setup field of the SOFTWARE menu screen. See "Configuring a Printer" on page 61

To run the System Power Calibration program:

Step 1. Connect HP-IB cables from the Test Set to the signal generator and power meter.

Step 2. Insert the PCMCIA Memory Card, P/N E6380-61811, into the Test Set's memory card slot.

Step 3. Press `Menu` to access the SOFTWARE MENU screen.

Step 4. Select the field under `Select Procedure Location:`

Step 5. Select `Card` under the `Choices`: menu.

Step 6. Select the field under `Select Procedure Filename:`

Step 7. Select `SYSPWR0`

Step 8. Select `Run Test` (key `k1`).

Step 9. Follow the instructions on the screen.

Running the Periodic or IQ Calibration Programs

Step 1. Press `Menu` to access the SOFTWARE MENU screen.

Step 2. Select the field under `Select Procedure Location:`.

Step 3. Select `ROM` under the `Choices:` menu.

Step 4. Select the field under `Select Procedure Filename:`.

Step 5. Select `SERVICE6`, see figure 7-2.

Step 6. Select `Run Test` (key `k1`).

Step 7. From the SERVICE MENU, select the desired calibration program to perform.

- `Periodic Calibration` - for more detailed information, see "Periodic Calibration Menu Descriptions" on page 167.

- `IQ Calibration` - for more detailed information, see "IQ Calibration Program Description" on page 172

Step 8. Follow the instructions on the screen.

Figure 7-2   SERVICE MENU Screen

Periodic Calibration Menu Descriptions

This section describes the adjustment programs listed under the Periodic Calibration menu.

Figure 7-3   **Periodic Calibration**

SERVICE MENU Screen

percal.eps

Timebase Reference Using a Counter

NOTE   It is not necessary to adjust the high stability reference (A2A24) if Option AY5 (rubidium reference) is installed in the Test Set. The rubidium reference takes the place of the high stability reference.

This program is used to manually tune the timebase reference using a frequency counter as the time standard. This procedure has two basic steps:

Step 1. Manual adjustment of the two (coarse and fine) timebase tuning DACs.

Step 2. Downloading the DAC settings into the Test Set.

If you have not already adjusted the two timebase tuning DACs, exit the program if needed (by selecting the Adj user key), and follow the instructions in "Setting the Timebase Latches" on page 171.

If you have adjusted the timebase DACs, run this program and select the Cal user key to make the setting permanent.

As an alternate method, you can select the option `Timebase Reference Using a Source` (see following section) and adjust the timebase to a time standard connect to the front-panel ANT IN connector.

Timebase Reference Using a Source

NOTE   It is not necessary to adjust the high stability reference (A2A24) if Option AY5 (rubidium reference) is installed in the Test Set. The rubidium reference takes the place of the high stability reference.

This program automatically tunes the timebase tuning DACs to the signal at the side panel ANT IN connector, which is input at the frequency that is keyed in from the front-panel keypad. If an external 10 MHz reference is being used, it must be disconnected.

In order for the calibration to be valid, the signal applied to the side panel ANT IN connector must have the following characteristics.

Step 1. The level should be between –30 and +20 dBm (0.001 and 100 mW).

Step 2. The frequency should be between 0.4 and 1000 MHz.

Step 3. The frequency must be as accurate as the application of the Test Set requires.

Step 4. The Test Set must be able to tune to within 10 or 100 kHz of the reference signal with the Test Set's current timebase reference settings. If this condition is not met, either the keyed-in frequency is incorrect or the Test Set is faulty.

Step 5. The signal must be a CW signal. Specifically, any FM must be less than 100 Hz peak as measured by the Test Set.

Step 6. The coarse tune DAC must be between 3 and 250 (decimal); otherwise, the frequency of the source is out of reach by the tuning DAC.

After the coarse and fine tune DAC settings have been determined, the values are downloaded into the Test Set's memory.

Voltmeter References

When you select the Voltmeter References calibration, instructions are displayed explaining how to measure the negative and positive references with an external voltmeter. The user is required to key in the readings. If the readings are within range, the two keyed-in values are automatically downloaded.

For the Test Set to meet published specifications, the external DC voltmeter must be accurate to ±0.015% when measuring ±5 V. The voltmeter is connected to the test points on the Measurement board, A2A33 assembly, see figure 7-4.

Figure 7-4   **Measurement (A2A33) Assembly Test Points**

Audio Frequency Generator Gain

The gain of the following paths is calibrated:

- The internal paths that run from Audio Frequency Generators 1 and 2 (individually) through the Modulation Distribution assembly, to the monitor select output, then onto Audio Analyzer 1 to the DVM.

- The paths that run from Audio Frequency Generators 1 and 2 (individually) through the Modulation Distribution assembly to the side-panel AUDIO OUT connector, externally to the side-panel MODULATION IN connector, then again through the Modulation Distribution assembly to the monitor select output and to the DVM.

The above-measured levels are used to adjust the output level of the audio generators so that they produce a calibrated level to the modulation inputs of the RF generator. These measurements are made at DC. Both positive and negative levels are measured to produce an optimum calibration factor.

External Modulation Path Gain

The `Audio Frequency Generator Gain` program should be performed before running the `External Modulation Path Gain` program.

The "path" in this program runs from the external MODULATION IN connector through the Modulation Distribution assembly, through the Monitor Select Switch, and then through Audio Analyzer 1 to the Test Set's internal DVM. The dc source is Audio Frequency Generator 1 through the AUDIO IN connector and an external cable.

The goal of this procedure is to set the External Level Amplifier gain DAC (on the Modulation Distribution assembly) to produce a gain of exactly 4 between the MODULATION IN connector and output of the Monitor Select Switch. This requires measuring the input and output levels, calculating the gain, changing the DAC setting, and then repeating the process until the calculated gain equals 4.

Audio Analyzer 1 Offset

Two DC offsets are measured and downloaded as calibration factors to the Audio Analyzer 1 assembly. These measurements are determined under the following conditions:

- Input-select switch grounded
- AUDIO IN selected with return conductor grounded

Variable Frequency Notch Filter

The calibration factors for tuning the variable-frequency notch filter are determined as follows:

The input to the filter is set to 10 evenly-spaced frequencies between 300 and 10,000 Hz. The DAC that tunes the notch filter is adjusted for best null of the tune error voltage. From this data, three coefficients of a parabola which best fit the tuning data are calculated using a least-squares curve fit. The coefficients are then automatically downloaded into the Test Set's non-volatile memory.

Setting the Timebase Latches

The `refs_DAC_coarse` and `ref_DAC_fine` values adjust the frequency of the Test Set's internal 10 MHz reference. They are stored in memory. The controller reads the values and sends the appropriate adjustment to the A2A23 Reference assembly.

The following procedure is to be used when running the program "Timebase Reference Using a Counter" on page 167.

Step 1. Select the titlebar at the top of the display.

Step 2. Select `SERVICE` from the list.

Step 3. Connect a frequency counter to the rear-panel 10 MHz REF OUTPUT connector.

Step 4. Select the `Latch` field.

Step 5. Select `refs_DAC_coarse` under the `Choices:` menu.

Step 6. Select the `Value` field.

Step 7. Rotate the knob until the counter reads as close to 10 MHz as possible.

Step 8. Select the `Latch` field.

Step 9. Select `refs_DAC_fine` under the `Choices:` menu.

Step 10. Select the `Value` field.

Step 11. Rotate the knob until the counter reads as close to 10 MHz as possible.

Step 12. Store the new DAC values (timebase calibration data) in non-volatile memory by selecting and running the `Timebase Reference Using a Counter` routine from the Periodic Calibration Menu. See "Timebase Reference Using a Counter" on page 167.

IQ Calibration Program Description

The goal of IQ Calibration is to minimize the carrier feedthrough while maximizing the rho of the IQ signal. Four DACs on the Premodulation Filter assembly are adjusted:

- IQ Quadrature DAC (latch: pmf_IQ_quad_DAC)

- I Offset DAC (latch: pmf_I_DAC)

- Q Offset DAC (latch: pmf_Q_DAC)

- Gain DAC (latch: pmf_Gain_DAC)

The Test Set is configured as a digital generator driving a digital receiver (a loopback setup). The digital generator generates a p/4 DQPSK phase-modulated signal and outputs a continuous sequence of 0s (actually 0,0 symbol pairs) to the phase modulator. The constantly increasing phase generates a signal at the carrier frequency shifted up by 3.0375 kHz (24.3 k symbols/s [8 symbols/cycle]). The effect of I and Q Offset DAC misadjustment creates carrier feedthrough creating a signal at the carrier frequency. The effect of IQ Quadrature DAC and Gain DAC misadjustment generates a lower sideband at 3.0375 kHz below the carrier. Internal self-adjustment of the four DACs nulls the carrier and its lower sideband which are measured directly by the digital receiver.

The adjustments are made at 21 frequencies from 800 to 1000 MHz in 10 MHz steps. After the calibration factors are acquired, the carrier feedthrough is checked at each frequency with the calibration factor applied. The carrier feedthrough must remain below –45 dB for the calibration to be considered valid.

Figure 7-5   **IQ Calibration**

8 Performance Tests

This chapter contains the performance test procedures for the Test Set. The tests in this chapter verify that the Test Set performs to its published specifications.

Procedure and Equipment

Performance Tests Interval

The performance tests in this chapter should be performed:

- at a recommended interval of 24 months, or
- when any of the assemblies referred to in table 3-5 on page 76 require calibration, repair, and/or replacement.

How to Use the Performance Tests

- Run the Performance Tests in table 8-2, "Performance Test and Record Location" on page 176 using the specified Test Equipment from table 8-1, "Test Equipment by Model" on page 175.
- Compare and record the data for each test onto the applicable Performance Test Record (PTR). Table 8-2 on page 176 shows the page number of the PTR associated with each performance test.

Test Set Operation

To perform the following performance test procedures you need to know basic Test Set operation. You should be familiar with the front panel, the various display screens, and knob operation (cursor control). You should be able to operate the Test Set's RF generator, RF analyzer, AF generators, AF analyzer, spectrum analyzer, and oscilloscope.

NOTE   Press Preset on the Test Set before beginning each test.

Test Equipment and Operation

The test equipment shown in table 8-1, "Test Equipment by Model" on page 175 is needed to do all of the performance tests. Usually, a setup drawing at the beginning of each test procedure shows the equipment and hook-up needed for that particular test. Generic names are used for the test equipment shown in the setup drawings.

To find alternatives to the equipment listed in table 8-1, look up their specifications in the Agilent Technologies Test and Measurement Catalog and use the specifications to find equivalent instruments.

The test procedures give critical instrument settings and connections, but they don't tell how to operate the instruments. Refer to each instrument's operating manual.

Table 8-1   Test Equipment by Model

Model Number	Model Name	Test Number
Mini-Circuits ZFL-2000 or equivalent[a]	Amplifier 1	5
E4433B	Digital Signal Generator	1-5, 24, 26
3458A	Multimeter	8-9, 12, 15, 18
5316A	Counter	11, 16
8903B	Audio Analyzer	4, 10, 12, 16, 18, 20-22
E6380-61811[b]	System Power Calibration Program Software Kit	19
8902A	Measuring Receiver	1-5, 17, 19-22, 28
11667A	Power Splitter	19, 28
11715A	AM/FM Test Source	20-23
11722A	Sensor Module	5, 19, 28
11793A	Microwave Converter	1-5
8663A	Signal Generator (High Performance)	4, 28
8562A or 8566B	Spectrum Analyzer	6-7
8648B Option 1EA	Signal Generator	19
89441A with options AYA, AY9, UFG	Vector Signal Analyzer	25, 26

a. Required amplifier specifications are frequency range 1.7 to 2.0 GHz, gain >18 dB, noise figure <5 dB. For more information about Mini-Circuits, contact them at (718) 934-4500 or http://www.minicircuits.com.
b. To order this kit, see "Ordering Parts" on page 38.

Table 8-2   Performance Test and Record Location

Performance Test (in this chapter)	Test Record in Chapter 9, "Performance Test Records."
"RF Generator FM Distortion Performance Test 1" on page 178	page 224
"RF Generator FM Accuracy Performance Test 2" on page 180	page 226
"RF Generator FM Flatness Performance Test 3" on page 182	page 228
"RF Generator Residual FM Performance Test 4" on page 184	page 230
"RF Generator Level Accuracy Performance Test 5" on page 187	page 232
"RF Generator Harmonics Spectral Purity Performance Test 6" on page 191	page 245
"RF Generator Spurious Spectral Purity Performance Test 7" on page 192	page 248
"AF Generator AC Level Accuracy Performance Test 8" on page 193	page 250
"AF Generator DC Level Accuracy Performance Test 9" on page 194	page 251
"AF Generator Residual Distortion Performance Test 10" on page 195	page 252
"AF Generator Frequency Accuracy Performance Test 11" on page 196	page 253
"AF Analyzer AC Level Accuracy Performance Test 12" on page 197	page 254
"AF Analyzer Residual Noise Performance Test 13" on page 198	page 255
"AF Analyzer Distortion and SINAD Accuracy Performance Test 14" on page 199	page 256
"AF Analyzer DC Level Accuracy Performance Test 15" on page 200	page 257
"AF Analyzer Frequency Accuracy to 100 kHz Performance Test 16" on page 201	page 258
"AF Analyzer Frequency Accuracy at 400 kHz Performance Test 17" on page 202	page 259
"Oscilloscope Amplitude Accuracy Performance Test 18" on page 203	page 260
"RF Analyzer Level Accuracy Performance Test 19" on page 205	page 261

Table 8-2   Performance Test and Record Location

Performance Test (in this chapter)	Test Record in **Chapter 9,** **"Performance** **Test Records."**
"RF Analyzer FM Accuracy Performance Test 20" on page 206	page 263
"RF Analyzer FM Distortion Performance Test 21" on page 208	page 264
"RF Analyzer FM Bandwidth Performance Test 22" on page 210	page 265
"RF Analyzer Residual FM Performance Test 23" on page 212	page 266
"Spectrum Analyzer Image Rejection Performance Test 24" on page 213	page 267
"TDMA Generator Modulation Accuracy Performance Test 25" on page 215	page 268
"TDMA Analyzer Modulation Accuracy Performance Test 26" on page 217	page 269
"CDPD Performance Test 28" on page 221	page 271
"TDMA Analyzer Channel Power Level Accuracy Performance Test 27" on page 219	page 270

RF Generator FM Distortion Performance Test 1

The purpose of this test is to verify that the Test Set's RF generator FM distortion performance meets the specification limits in PTR (Performance Test Record) table 9-1, "Generator FM Distortion Test 1 Record" on page 224. The FM distortion of the RF generator is measured directly by the measuring receiver. The Test Set's internal audio generator provides the modulation source.

NOTE   Two setups are shown below. The first setup can measure signals to 1 GHz. Since the FM generator in the Test Set translates FM in the lower band directly into the 1.7 to 2 GHz range, testing to 1 GHz is adequate when verifying a repair. The second setup has a microwave converter which covers the full measurement range of FM signals to 2 GHz.

Initial Setup

Figure 8-1   **Setup for Measurements to 1 GHz**

**Figure 8-2**   **Setup for Measurements to 2 GHz Using a Microwave Converter**

Procedure

Steps 1, 2, and 3 in the following procedure apply to both of the setups (shown in figure 8-1 and figure 8-2 on page 178).

Step 1. On the measuring receiver:

    a. Reset the instrument.

    b. Set the high-pass filter to 300 Hz.

    c. Set the low-pass filter to 3 kHz.

    d. Set the measurement mode to FM.

    e. If the microwave converter is being used, set the frequency offset mode to exit the mode (27.0 Special).

    f. Set the measurement mode to audio distortion.

Step 2. On the Test Set:

Step 1. Press `Preset`.

Step 2. Press the RF Gen key.

Step 3. Set the `Output Port` field to `Dupl`.

Step 4. Set the `RF Gen Freq` to `10 MHz`.

Step 5. Set the `Amplitude` to `-10 dBm`.

Step 6. Set the `AFGen1 To` field to `FM` at `99 kHz` deviation with the FM set to `On`.

Step 7. For frequencies up to 1000 MHz measure the FM distortion (audio distortion) at the RF frequencies and deviations shown in the Performance Test Record (PTR) and compare the measured distortion to the limits.

The following steps are for measurements to 2 GHz.

Step 8. On the signal generator:

    a. Set the frequency to 1500 MHz CW.

    b. Set the level to +8 dBm or whatever level is suitable for the microwave converter's LO input.

Step 9. On the measuring receiver:

    a. Set the frequency offset mode to enable the LO frequency (27.3 Special).

    b. Key in the LO frequency (in MHz) which is 1500.

Step 10. On the Test Set, for frequencies of 1700 and 2000 MHz, measure the FM distortion at the deviations shown in the PTR and compare the measured distortion to the limits.

RF Generator FM Accuracy Performance Test 2

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-2, "RF Generator FM Accuracy Test 2 Record" on page 226. The FM accuracy of the RF generator is measured directly by the measuring receiver. The Test Set's internal audio generator provides the modulation source.

NOTE

Two setups are shown below. The first setup can measure signals to 1 GHz. Since the FM generator in the Test Set translates FM in the lower band directly into the 1.7 to 2 GHz range, testing to 1 GHz is adequate when verifying a repair. The second setup has a microwave converter which covers the full measurement range of FM signals to 2 GHz.

Initial Setup

Figure 8-3   Setup for Measurements to 1 GHz


Figure 8-4   Setup for Measurements to 2 GHz Using a Microwave Converter

Procedure

Steps 1, 2, and 3 in the following procedure apply to both of the setups (shown in figure 8-3 and figure 8-4 on page 180).

Step 1. On the measuring receiver:

    a. Reset the instrument.

    b. Set the high-pass filter to 300 Hz.

    c. Set the low-pass filter to 3 kHz.

    d. Set the measurement mode to FM.

    e. Set the FM de-emphasis off.

    f. If the microwave converter is being used, set the frequency offset mode to exit the mode (27.0 Special).

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `Output Port` field to `Dupl`.

    d. Set the `RF Gen Freq` to `10 MHz`.

    e. Set the `Amplitude` to `-10 dBm`.

    f. Set the `AFGen1 To` field to `FM` at `99 kHz` deviation with the FM set to `On`.

Step 3. For frequencies up to 1000 MHz measure the FM deviation at the RF frequencies and deviations shown in the Performance Test Record (PTR) and compare the measured deviation to the limits.

The following steps are for measurements to 2 GHz.

Step 4. On the signal generator:

a. Set the frequency to 1500 MHz CW.

b. Set the level to +8 dBm or whatever level is suitable for the microwave converter's LO input.

Step 5. On the measuring receiver:

a. Set the frequency offset mode to enable the LO frequency (27.3 Special).

b. Key in the LO frequency (in MHz) which is 1500.

Step 6. On the Test Set, for frequencies of 1700 and 2000 MHz, measure the FM at the deviations shown in the PTR and compare the measured deviation to the limits.

RF Generator FM Flatness Performance Test 3

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-3, "RF Generator FM Flatness Test 3 Record" on page 228. The FM flatness of the RF generator is measured directly by the measuring receiver. The Test Set's internal audio generator provides the modulation source.

NOTE   Two setups are shown below. The first setup can measure signals to 1 GHz. Since the FM generator in the Test Set translates FM in the lower band directly into the 1.7 to 2 GHz range, testing to 1 GHz is adequate when verifying a repair. The second setup has a microwave converter which covers the full measurement range of FM signals to 2 GHz.

Initial Setup

Figure 8-5   Setup for Measurements to 1 GHz

Figure 8-6   Setup for Measurements to 2 GHz Using a Microwave Converter

Procedure

Steps 1, 2, and 3 in the following procedure apply to both of the setups (shown in figure 8-5 and figure 8-6 on page 182).

Step 1. On the measuring receiver:

    a. Reset the instrument.

    b. Set the measurement mode to FM.

    c. If the microwave converter is being used, set the frequency offset mode to exit the mode (27.0 Special).

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `Output Port` field to `Dupl`.

    d. Set the `RF Gen Freq` to `521 MHz`.

    e. Set the `Amplitude` to `-10 dBm`.

    f. Set the `AFGen1 To` field to `FM` at `50 kHz` deviation with the FM set to `On`.

Step 3. For frequencies up to 1000 MHz measure the FM deviation at the RF frequencies and rates shown in the Performance Test Record (PTR). Convert the measurement results to dB referenced to the deviation measured at 1 kHz using the following formula and compare the calculated deviation to the limits in the PTR.

6.

$$dB \; = \; 20 \bullet \log\!\left(\frac{\text{Deviation}}{\text{Deviation at 1 kHz}}\right)$$

The following steps are for measurements to 2 GHz.

Step 4. On the signal generator:

    a. Set the frequency to 1500 MHz CW.

    b. Set the level to +8 dBm or whatever level is suitable for the microwave converter's LO input.

Step 5. On the measuring receiver:

    a. Set the frequency offset mode to enable the LO frequency (27.3 Special).

    b. Key in the LO frequency (in MHz) which is 1500.

Step 6. On the Test Set, for frequencies of 1700 and 2000 MHz, measure the FM deviation at the rates shown in the PTR. Convert the measurement results as was done in step 3 and compare the calculated deviation to the limits.

RF Generator Residual FM Performance Test 4

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-4, "RF Generator Residual FM Test 4 Record" on page 230. The residual FM of the RF generator is measured directly by the measuring receiver. An external LO is used to improve the residual FM of the measuring receiver. An audio analyzer with a CCITT psophometric filter is required to measure the demodulated FM.

NOTE   Two setups are shown below and on the following page. The first setup is capable of measuring signals to 1 GHz. The second setup has a microwave converter which covers the full measurement range of FM signals to 2 GHz. The microwave converter's LO must be a low residual FM synthesizer.

Initial Setup

Figure 8-7   **Setup for Measurements to 1 GHz**

Figure 8-8　　　**Setup for Measurements to 2 GHz Using a Microwave Converter**

Procedure

Steps 1 to 5 in the following procedure apply to both setups (shown in figure 8-7 and figure 8-8 on page 185).

Step 1. On the signal generator (to be used as the measuring receiver's LO):

　　a. Set the frequency to 11.5 MHz.

　　b. Set the level to 0 dBm.

Step 2. On the measuring receiver:

　　a. Reset the instrument.

　　b. Set the IF to 1.5 MHz (3.2 Special).

　　c. Set the high-pass filter to 50 Hz.

　　d. Set the low-pass filter to 15 kHz.

　　e. Set the measurement mode to FM.

　　f. If the instrument has an external LO switch, enable the external LO mode (23.1 Special).

　　g. If the microwave converter is being used, set the frequency offset mode to exit the mode (27.0 Special).

Step 3. On the audio analyzer:

　　a. Reset the instrument.

　　b. Set the measurement mode to AC level.

　　c. Select the CCITT Weighting filter.

　　d. Set the low-pass filter to 30 kHz.

Step 4. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `Output Port` to `Dupl`.

    d. Set the `RF Gen Freq` to `10 MHz`.

    e. Set the `Amplitude` to `-10 dBm`.

Step 5. For frequencies up to 1000 MHz and for each line in the Performance Test Record (PTR) do the following:

    a. Set the signal generator (used as an LO for the measuring receiver) to the LO frequency shown in the PTR.

    b. Set the Test Set to the RF frequencies shown in the PTR.

    c. Measure the ac level (in mV) on the audio analyzer.

    d. Multiply the measured ac levels by 1000 to convert them to FM deviation in Hz and compare the computed results to the limits shown in the PTR.

The following steps are for measurements to 2 GHz.

Step 6. On the signal generator:

    a. Set the frequency to 1500 MHz CW for 1700 MHz, 1800 MHz CW for 2000 MHz.

    b. Set the level to +8 dBm or whatever level is suitable for the microwave converter's LO input.

Step 7. On the measuring receiver:

    a. Set the frequency offset mode to enable the LO frequency (27.3 Special).

    b. Key in the LO frequency (in MHz) which is 1500 MHz.

Step 8. On the Test Set, for frequencies of 1700 and 2000 MHz, continue on as in ste p5.

RF Generator Level Accuracy Performance Test 5

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table , "RF Generator Level Accuracy Performance Test 5 Record" on page 232. Using a measuring receiver and sensor module, at several frequencies up to 1 GHz the Test Set is set to generate levels between –10 and 125 dBm (in 5 dB steps) at it's DUPLEX OUT connector. The level is measured with the tuned RF level feature of the measuring receiver. At each frequency the measuring receiver connection is moved to the RF IN/OUT and the level measured from -40 to –125 dBm. As the test proceeds you may be required to recalibrate the measuring receiver.

To extend the measurement frequency to 2 GHz the second method uses a microwave converter and amplifier to extend the measurement range (see figure 8-10 on page 188).

Setup 1

Figure 8-9   **Setup 1 for Measurements to 1 GHz**

Procedure 1

Steps 1 to 5 in the following procedure apply to Setup 1 shown in figure 8-9 on page 187.

Step 1. Before connecting the test set to the measuring receiver:

   a. Reset the instrument.

   b. Zero and calibrate the sensor module.

NOTE   Make sure the sensor module's calibration data is entered into the measuring receiver.

Step 2. Connect the equipment as shown in Setup 1 whether intending to measure frequencies to 1 GHz or 2 GHz.

Step 3. On the measuring receiver:

   a. Set the measurement mode to RF Power.

   b. Set the display to log.

Step 4. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `Output Port` field to `Dupl`.

    d. Set the `RF Gen Freq` to `3 MHz`.

    e. Set the `Amplitude` to `-10 dBm`.

Step 5. For each frequency in the Performance Test Record (PTR) do the following:

    a. Set the measuring receiver to measure frequency.

    b. Set the Test Set level to –10 dBm.

    c. After the measuring receiver has acquired the signal, set the measuring receiver to measure the tuned RF level.

    d. Measure the RF level at the levels shown in the PTR at the Test Set's DUPLEX OUT port and compare the measured RF level to the limits. If the measuring receiver displays the need to recalibrate, press the CALIBRATE key and wait for calibration to be completed.

    e. Move the sensor module to the Test Set's RF IN/OUT port.

    f. On the Test Set set the Output Port field to RF Out and repeat the measurements for the levels shown in the PTR and compare the measured RF level to the limits.

    g. Move the sensor module back to the Test Set's DUPLEX OUT port and set the Output Port field to Dupl.

Setup 2

Figure 8-10   **Setup 2 for Measurements of 1700 and 2000 MHz**

Procedure 2

Steps 1 to 5 in the following procedure apply to Setup 1 shown in figure 8-9 on page 187.

Step 1. Connect the sensor module on the measuring receiver to the DUPLEX OUT port of the Test Set.

Step 2. On the Test Set:

  a. Set the `Amplitude` to `-10 dBm`.

  b. Set the `RF Gen Freq` to `1700 MHz`.

Step 3. On the measuring receiver:

  a. Set the measurement mode to RF power.

  b. Key in 1700 MHz.

  c. Measure and record the RF power at the DUPLEX OUT port.

Step 4. On the Test Set set the RF Gen Freq to 2000 MHz.

Step 5. On the measuring receiver:

  a. Key in 2000 MHz.

  b. Measure and record the RF power at the DUPLEX OUT port.

Steps 6 to 8 apply to Setup 2 shown in figure 8-10 on page 188.

Step 6. Make the connections shown in Setup 2. Connect the DUPLEX OUT of the Test Set directly to the microwave converter, do not use an amplifier.

Step 7. On the signal generator set the level to +8 dBm or whatever level is suitable for the microwave converter's LO input.

Step 8. For frequencies of 1700 and 2000 MHz perform the following:

  a. On the signal generator set the frequency to 1900 MHz CW and 2200 MHz CW respectively.

  b. Reset the measuring receiver.

  c. On the measuring receiver set the frequency offset mode to enter and enable the LO frequency (27.3 Special).

  d. On the measuring receiver key in the signal generator (LO) frequency (in MHz) which is 1900 or 2200 MHz respectively.

  e. On the measuring receiver set the measurement mode to tuned RF level and the measurement units to dBm then press SET REF.

  f. Measure and record the RF level at the levels down to and including -80 dBm shown in the PTR at the Test Set's DUPLEX OUT port. If the measuring receiver displays the need to recalibrate, press the CALIBRATE key and wait for calibration to be completed.

  g. After recording the reading at -80 dBm insert an RF amplifier into the output of the Test Set.

  h. Record the new measured level at -80 dBm.

  i. Continue measuring the level down to -125 dBm.

j. Move the input to the microwave converter to the RF IN/OUT port without the amplifier inserted.

k. Measure and record the RF level at the levels down to and including -80 dBm shown in the PTR at the Test Set's RF IN/OUT port.

l. After recording the reading at -80 dBm insert an RF amplifier into the output of the Test Set.

m. Record the new measured level at -80 dBm.

n. Continue measuring the level down to -125 dBm.

o. Correct the measured reading for each level measured without the amplifier as follows: Add the RF power measured in step 3c or 5b to the measured level. (For example, if the level in step 3c is -10.2 dBm and the level at -55 dBm is -45.1 dB, record a level of -10.2 + (-45.1) = 55.3 dBm.) Compare the corrected values with the limits in the PTR.

p. Correct the measured reading for each level measured with the amplifier by summing the following values:

+ RF power measured at –10 dBm in step 3c or 5b

+ RF level measured at –80 dBm in step 8i

– RF level measured at -80 dBm in step 8j

+ RF level measured in step 8k

For example, if:

RF power measured at –10 dBm in step 3b or 5b = –10.2 dBm

RF level measured at –80 dBm in step 8i = –70.1 dB

RF level measured at -80 dBm in step 8j = –52.6 dB

RF level measured at -100 dBm in step 8k = –73.2 dB

the corrected level at –100 dBm is –10.2 + (–70.1) – (–52.6) + (–73.2) = 100.9 dBm. Compare the corrected values with the limits in the PTR.

RF Generator Harmonics Spectral Purity Performance Test 6

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table , "For test procedure, see "RF Generator Harmonics Spectral Purity Performance Test 6" on page 191." on page 245. Harmonic signals with the carrier set to several frequencies and two different levels (maximum output and minimum level vernier) are searched for by an RF spectrum analyzer.

Setup

Figure 8-11

Spectrum Analyzer

INPUT 50Ω   DUPLEX OUT

Procedure

Step 1. Set up the spectrum analyzer in accordance with its operating manual.

Step 2. On the Test Set:

  a. Press `Preset`.

  b. Press the RF Gen key.

  c. Set the `Output Port` field to `Dupl`.

  d. Set the `RF Gen Freq` to `1 MHz`.

  e. Set the `Amplitude` to `-10 dBm`.

Step 3. Set the test set's RF generator to the frequencies and levels shown in the Performance Test Record (PTR) and measure the second and third harmonics. For each measurement convert the harmonic level to dB below the fundamental (dBc) and compare the computed levels to the limits.

RF Generator Spurious Spectral Purity Performance Test 7

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-7, "RF Generator Spurious Spectral Purity Test 7 Record" on page 248. Spurious signals with the carrier set to several frequencies and two different levels (maximum output and minimum level vernier) are searched for by an RF spectrum analyzer.

Setup

Figure 8-12

Spectrum Analyzer

INPUT 50Ω

DUPLEX OUT

Procedure

Step 1. Set up the spectrum analyzer in accordance with its operating manual.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `Output Port` field to `Dupl`.

    d. Set the `RF Gen Freq` to `242 MHz`.

    e. Set the `Amplitude` to `-10 dBm`.

Step 3. Set the test set's RF generator to the frequencies and levels shown in the Performance Test Record (PTR) and measure the level of the spurious signals at the frequencies shown. For each measurement convert the harmonic level to dB below the fundamental (dBc) and compare the computed levels to the limits.

AF Generator AC Level Accuracy Performance Test 8

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-8, "AF Generator AC Level Accuracy Test 8 Record" on page 250. There are two audio generators. AC level accuracy is measured directly with a digital multimeter.

Setup

Figure 8-13

Procedure

Step 1. Set the multimeter to measure AC volts.

Step 2. On the Test Set:

    a. Press Preset.

    b. Press the RF Gen key.

    c. Set the `AFGen1 To` and `AFGen2 To` fields to Audio Out.

Step 3. On the Test Set for Audio Frequency Generator 1 do the following:

    a. Set the `AFGen2 To` level field to Off.

    b. Set the audio frequency and level as shown in the Performance Test Record (PTR) and measure the AC level. Compare the measured voltage to the limits.

Step 4. On the Test Set for Audio Frequency Generator 2 do the following:

    a. Set the `AFGen1 To` level field to Off and `AFGen2 To` level field to On.

    b. Set the audio frequency and level as shown in the PTR and measure the AC level. Compare the measured voltage to the limits.

AF Generator DC Level Accuracy Performance Test 9

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-9, "AF Generator DC Level Accuracy Test 9 Record" on page 251. There are two DC generators. DC level accuracy is measured directly with a digital multimeter.

Setup

Figure 8-14

Procedure

Step 1. Set the multimeter to measure DC volts.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `AFGen1 To` and `AFGen2 To` fields to Audio Out.

    d. Set the `AFGen1 Freq` and `AFGen2 Freq` fields to 0.0 Hz.

    e. Set the `Audio Out` field to `DC`.

Step 3. On the Test Set for Audio Frequency Generator 1 do the following:

    a. Set the `AFGen2 To` level field to Off.

    b. Set the audio frequency and level as shown in the Performance Test Record (PTR) and measure the DC level. Compare the measured voltage to the limits.

Step 4. On the Test Set for Audio Frequency Generator 2 do the following:

    a. Set the `AFGen1 To` level field to Off and `AFGen2 To` level field to on.

    b. Set the audio frequency and level as shown in the PTR and measure the DC level. Compare the measured voltage to the limits.

AF Generator Residual Distortion Performance Test 10

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-10, "AF Generator Residual Distortion Test 10 Record" on page 252. Audio distortion is measured directly with an audio analyzer.

Setup

Figure 8-15

Procedure

Step 1. On the audio analyzer:

    a. Reset the instrument.

    b. Select the 80 kHz low-pass filter.

    c. Set the measurement mode to distortion.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `AFGen1 To` and `AFGen2 To` fields to Audio Out.

Step 3. On the Test Set for Audio Frequency Generator 1, do the following:

    a. Set the `AFGen2 To` level field to Off.

    b. Set the audio frequency and level as shown in the Performance Test Record (PTR) and measure the audio distortion. Compare the measured distortion to the limits.

Step 4. On the Test Set for Audio Frequency Generator 2 do the following:

    a. Set the `AFGen1 To` level field to Off and `AFGen2 To` level field to on.

    b. Set the audio frequency and level as shown in the PTR and measure the audio distortion. Compare the measured distortion to the limits.

AF Generator Frequency Accuracy Performance Test 11

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) . Frequency accuracy is measured directly with a frequency counter. The counter must be able to resolve 0.005% at 20 Hz.

Setup

Figure 8-16

Procedure

Step 1. Set the counter to measure frequency.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `AFGen1 To` and `AFGen2 To` fields to Audio Out.

Step 3. On the Test Set for Audio Frequency Generator 1 do the following:

    a. Set the `AFGen2 To` level field to Off.

    b. Set the audio frequency and level as shown in the Performance Test Record (PTR) and measure the audio frequency. Compare the measured frequency to the limits.

Step 4. On the Test Set for Audio Frequency Generator 2 do the following:

    a. Set the `AFGen1 To` level field to Off and `AFGen2 To` level field to on.

    b. Set the audio frequency and level as shown in the PTR and measure the audio frequency. Compare the measured frequency to the limits.

AF Analyzer AC Level Accuracy Performance Test 12

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-12, "AC Analyzer ACVoltage AccuracyTest 12 Record" on page 254. To measure AC voltage accuracy, an AC signal is measured by an external multimeter and compared to the Test Set's internal AC voltmeter reading.

Setup

Figure 8-17

Procedure

Step 1. Set the digital multimeter to measure AC volts.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Gen key.

    c. Set the `Filter 2` field to `>99kHz LPF`.

    d. Set the `Detector` field to `RMS` (default).

    e. Set the `Settling` field to `Slow`.

    f. Verify the `Audio In Lo` field is set to `Gnd` (default).

Step 3. Set the audio analyzer's source to the frequencies and levels shown in the Performance Test Record. (Adjust the level until the digital multimeter reads the correct level.)

Step 4. Measure the AC level on the Test Set and compare the measured level to the limits.

AF Analyzer Residual Noise Performance Test 13

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-13, "AF Analyzer Residual Noise Test 13 Record" on page 255. The AC level of the audio input is measured with no signal source connected.

Setup

Figure 8-18

Procedure

Step 1. On the Test Set:

    a. Press `Preset`.

    b. Select the AF ANALYZER screen.

    c. Set the `AF Anl In` field to Audio In.

    d. Set the `Filter 2` field to `15kHz LPF`.

    e. Set the `Audio In Lo` field to `Gnd`.

    f. Set the `Detector` field to `RMS`.

Step 2. Measure the AC level (residual noise) on the Test Set and compare the measured level to the limits shown in the Performance Test Record.

Step 3. Set the `Filter 2` field to `>99kHz LP.`

Step 4. Measure the AC level (residual noise) on the Test Set and compare the measured level to the limits shown in the Performance Test Record.

AF Analyzer Distortion and SINAD Accuracy Performance Test 14

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-14, "AF Analyzer Distortion and SINAD Accuracy Test 14 Record" on page 256. A calibrated distortion source is created by summing the two internal audio generators. Levels are measured separately by the internal AC voltmeter. One source is set to a harmonic two or three times the frequency of the other. The measured distortion and SINAD is compared with the calculated value.

Setup

Figure 8-19

AUDIO OUT   AUDIO IN HI

Procedure

Step 1. On the Test Set, press `Preset`.

Step 2. Press the AF Anl key and verify:

- the `AF Anl In` field is set to Audio In (default).

- the `Audio In Lo` field is set to `Gnd (default)`.

- the `Detector` field is set to `RMS (default)`.

Step 3. Select the RF GENERATOR screen.

    a. Set the `AFGen1 To` field to `Audio Out`.

    b. Set the `AFGen1 To` level field to `1.00 V`.

    c. Set the `AFGen2 To` field to `Audio Out`.

Step 4. For the frequency (the harmonic) and level settings of Audio Frequency Generator 2 shown in the Performance Test Record, measure the distortion and SINAD on the Test Set and compare the measured values to the limits.

AF Analyzer DC Level Accuracy Performance Test 15

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-15, "AF Analyzer DC Level Accuracy Test 15 Record" on page 257. To measure DC level accuracy, a DC signal is measured by an external digital multimeter and compared to the Test Set's internal DC voltmeter reading.

Setup

Figure 8-20

Procedure

Step 1. Set the multimeter to measure DC volts.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the AF Anl key.

    c. Set the `AF Anl In` field to Audio In (default).

    d. Set the `Audio In Lo` field to `Gnd (default)`.

    e. Select the RF GENERATOR screen.

    f. Set the `AFGen1 Freq` field to 0.0 Hz.

    g. Set the `AFGen1 To` field to Audio Out.

    h. Set the `Audio Out` field to `DC`.

    i. Set the level of Audio Frequency Generator 1 as shown in the Performance Test Record and measure the DC level. Compare the measured voltage to the limits.

AF Analyzer Frequency Accuracy to 100 kHz Performance Test 16

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-16, "AF Analyzer Frequency Accuracy to 100 kHz Test 16 Record" on page 258. To measure frequency accuracy up to 100 kHz, an AC signal at the audio input is measured by an external frequency counter and compared to the Test Set's internal audio frequency counter.

Setup

Figure 8-21

Procedure

Step 1. Set the frequency counter to measure frequency.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the AF Anl key.

    c. Set the `AF Anl In` field to Audio In (default).

    d. Set the `Filter 2` field to `>99kHz LPF`.

    e. Set the `Audio In Lo` field to `Gnd (default)`.

Step 3. Set the audio analyzer's source to 1 V and set the frequencies as shown in the Performance Test Record. Measure the frequency on the Test Set and compare the measured frequency to the limits.

AF Analyzer Frequency Accuracy at 400 kHz Performance Test 17

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-17, "AF Analyzer Frequency Accuracy at 400 kHz Test 17 Record" on page 259. To measure frequency accuracy at 400 kHz, the RF signal from the Test Set's DUPLEX OUT port is applied to the audio input and the input to the measuring receiver and the two measured frequencies are compared.

Setup

Figure 8-22

Procedure

Step 1. On the measuring receiver:

    a. Reset the instrument.

    b. Set the measurement mode to frequency.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF GEN key.

    c. Set the `RF Gen Freq` to `0.4 MHz`.

    d. Set the `Amplitude` to `-21 dBm` (20 mV).

    e. Set the `Output Port` field to `Dupl`.

    f. Press the AF Anl key.

    g. Set the `AF Anl In` field to Audio In (default).

    h. Set the `Filter 2` field to `>99kHz LPF`.

    i. Set the `Audio In Lo` field to `Gnd (default)`.

Step 3. Measure the audio frequency on the measuring receiver and the Test Set and note the frequency difference. Compare the calculated difference to the limits shown in the Performance Test Record.

Oscilloscope Amplitude Accuracy Performance Test 18

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-18, "Oscilliscope Amplitude Accuracy Test 18 Record" on page 260. The 5V AC signal from the audio analyzer is measured by both an external multimeter and by the Test Set's internal oscilloscope. Since the oscilloscope reads peak volts, the RMS reading of the multimeter is multiplied by the square root of two.

Setup

Figure 8-23

Procedure

Step 1. Set the digital multimeter to measure AC volts.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the AF Anl key.

    c. Set the `AF Anl In` field to Audio In (default).

    d. Set the `Filter 2` field to `>99kHz LPF`.

    e. Set the `Audio In Lo` field to `Gnd (default)`.

    f. Press the SCOPE key.

    g. Set the `Controls` field to `Marker` and move the cursor to the Marker To Peak+ field.

Step 3. Set the audio analyzer's source to 1 kHz and 5 V and fine adjust the level until the voltmeter reads 5V.

Step 4. Set the frequency as shown in the Performance Test Record (PTR). For each setting, perform the following:

    a. Adjust the level until the digital multimeter reads 5V.

    b. Set Controls to Main and adjust the Time/Div on the Test Set to display 2 to 3 cycles of the waveform.

    c. Set Controls to Marker and press the knob (with the cursor in the Marker To Peak+ field) to move the marker to the peak of the waveform.

    d. Read the Lvl and compare the reading to the limits in the PTR.

RF Analyzer Level Accuracy Performance Test 19

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) . Level accuracy is measured using a system power calibration program that resides on a memory card.

Procedure

Step 1. Obtain the memory card containing the System Power Calibration program (order Agilent Technologies part number E6380-61811). To order see "Ordering Parts" on page 38.

Step 2. Run the System Power Calibration as follows:

    a. Insert the memory card into the memory card slot.

    b. Press the (Software) Menu key.

    c. Set the `Select Procedure Location:` field to Card.

    d. Set the `Select Procedure Filename` field to `SYSPWR0`.

    e. Press the `Run Test` key.

Step 3. Follow the instructions as they are presented. As the power difference is displayed, write these numbers in the Performance Test Record and compare them with the limits. (If two passes are chosen, average the two sets of data.) After the acquisition of levels is complete, select No when asked if you want the calibration factors downloaded into the Test Set's memory.

Figure 8-24

RF Analyzer FM Accuracy Performance Test 20

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-20, "RF Analyzer FM Accuracy Test 20 Record" on page 263. The AM/FM test source provides the RF signal with FM. The signal is measured both by the Test Set's internal RF analyzer and the measuring receiver. The FM signal comes from the external audio source in the audio analyzer. The audio level is varied until the modulation is at the desired FM deviation as measured by the measuring receiver.

NOTE   Use the AM/FM test source output labeled FM÷32 for 12.5 MHz and the output labeled FM for 400 MHz. You can measure the frequency with the measuring receiver and adjust it with the carrier frequency tune knob, but the exact frequency is not critical.

Setup

Figure 8-25

Procedure

Step 1. On the AM/FM test source, set the test mode to FM.

Step 2. On the measuring receiver:

    a. Reset the instrument.

    b. Set the measurement mode to FM.

    c. Set the detector to RMS.

Step 3. On the audio analyzer:

        a. Reset the instrument.

        b. Set the output frequency to 50 Hz.

Step 4. On the Test Set:

        a. Press `Preset`.

        b. Press the RF GEN key.

        c. Set the `Tune Freq` to `12.5 MHz`.

        d. Set the `Input Port` field to `Ant`.

        e. Set the `IF Filter` field to `230 kHz`.

        f. Press the AF Anl key.

        g. Set the `AF Anl In` field to `FM Demod`.

        h. Set the `Filter 2` field to `>99kHz LP`.

        i. Set the `Detector` field to `RMS`.

Step 5. For each RF output from the AM/FM test source (12.5 MHz and 400 MHz corresponding to the FM÷32 and FM outputs) shown in the Performance Test Record (PTR), do the following:

Step 1. Set the audio analyzer's frequency (rate) as shown in the PTR.

Step 2. Adjust the audio analyzer's level until the measuring receiver reads the FM deviation shown in the PTR.

Step 3. Read the FM deviation on the Test Set and compare the results to the limits shown in the PTR.

RF Analyzer FM Distortion Performance Test 21

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-20, "RF Analyzer FM Accuracy Test 20 Record" on page 263. An audio signal from the audio analyzer provides FM for the AM/FM test source. The AM/FM test source provides an RF signal (with FM) to the Test Set's internal RF analyzer. The measuring receiver is used to monitor FM deviation as the level of the audio signal from the audio analyzer is varied. The audio analyzer then measures distortion introduced by the Test Set.

Setup

Figure 8-26

Procedure

Step 1. On the AM/FM test source, set the test mode to FM.

Step 2. On the measuring receiver:

    a. Reset the instrument.

    b. Set the measurement mode to FM.

    c. Set the high-pass filter to 300 Hz.

    d. Set the low-pass filter to 3 kHz.

Step 3. On the audio analyzer:

    a. Reset the instrument.

    b. Set the output frequency to 1 kHz.

      c. Set the measurement mode to distortion.

Step 4. On the Test Set:

      a. Press `Preset`.

      b. Press the RF Anl key.

      c. Set the `Tune Freq` to `400 MHz`.

      d. Set the `Input Port` field to `Ant`.

      e. Set the `IF Filter` field to `230 kHz`.

      f. Press the AF Anl key.

      g. Set the `AF Anl In` field to `FM Demod`.

      h. Set the `Filter 1` field to `300Hz HPF`.

      i. Set the `Filter 2` field to `3kHz LPF`.

      j. Set the `Detector` field to `Pk+`.

Step 5. For each FM deviation setting shown in the Performance Test Record (PTR) do the following:

      a. Adjust the audio analyzer's level until the measuring receiver reads the FM deviation shown in the PTR.

   **b.** Read the distortion on the audio analyzer and compare the results to the limits shown in the PTR.

RF Analyzer FM Bandwidth Performance Test 22

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-22, "RF Analyzer FM Bandwidth Test 22 Record" on page 265. An audio signal from the audio analyzer provides FM for the AM/FM test source. The AM/FM test source provides an RF signal (with FM) to the Test Set's internal RF analyzer. The measuring receiver is used to monitor FM deviation as the level of the audio signal from the audio analyzer is varied. The audio rate is varied in several steps from 20 Hz to 70 kHz. The difference between the maximum and minimum FM peak deviation is noted.

Setup

Figure 8-27

Procedure

Step 1. On the AM/FM test source, set the test mode to FM.

Step 2. On the measuring receiver:

    a. Reset the instrument.

    b. Set the measurement mode to FM.

    c. Set the all filters off.

Step 3. On the audio analyzer:

    a. Reset the instrument.

b. Set the output frequency to 1 kHz.

Step 4. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Anl key.

    c. Set the `Tune Freq` to `400 MHz`.

    d. Set the `Input Port` field to `Ant`.

    e. Set the `IF Filter` field to `230 kHz`.

    f. Set the `Squelch` field to `Open`.

    g. Press the AF Anl key.

    h. Set the `AF Anl In` field to `FM Demod`.

    i. Set the `Filter 2` field to `>99kHz LP`.

    j. Set the `Detector` field to `Pk+`.

Step 5. Set the audio analyzer to the following frequencies: 20 Hz, 100 Hz, 1 kHz, 10 kHz, 35 kHz, and 70 kHz. For each frequency adjust the audio analyzer's level until the measuring receiver reads 25 kHz FM deviation and record the deviation read on the Test Set.

Step 6. Of the FM deviations measured by the Test Set find the maximum and minimum deviations and make the following calculation:

Step 7.

$$dB \; = \; 20 \bullet \log\!\left(\frac{\text{Maximum Deviation}}{\text{Minimum Deviation}}\right)$$

Record the dB difference in the Performance Test Record and compare it with the limits shown.

RF Analyzer Residual FM Performance Test 23

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-23, "RF Analyzer Residual FM Test 23 Record" on page 266. The AM/FM test source provides a CW signal with minimal residual FM. The FM is measured by the Test Set's internal RF analyzer.

Setup

Figure 8-28

Procedure

Step 1. On the AM/FM test source, set the test mode to residual FM.

Step 2. On the Test Set:

    a. Press `Preset`.

    b. Press the RF Anl key.

    c. Set the `Tune Freq` to `560 MHz`.

    d. Set the `Input Port` field to `Ant`.

    e. Set the `IF Filter` field to `230 kHz`.

    f. Press the AF Anl key.

    g. Set the `AF Anl In` field to `FM Demod`.

    h. Set the `Filter 1` field to `300Hz HPF`.

    i. Set the `Filter 2` field to `3kHz LPF`.

    j. Set the `Detector` field to `RMS` (default).

Step 3. Read the FM deviation (residual FM) and record the deviation read on the Test Set in the Performance Test Record and compare it to the limits.

Spectrum Analyzer Image Rejection Performance Test 24

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-24, "Spectrum Analyzer Image Rejection (Image) Test 24 Record" on page 267. This test has two procedures. The first procedure measures the spectrum analyzer's ability to reject image frequencies. The spectrum analyzer is tuned to a signal frequency while an image signal from the signal generator is applied to the antenna input port.

The second procedure measures the spectrum analyzer's residual response at several frequencies.

Setup

Figure 8-29   **Spectrum Analyzer Image Rejection Test 24**

Procedure 1

Step 1. On the signal generator:

   a. Set the level to -20 dBm.

   b. Set the frequency to 613.6 MHz.

   c. Set modulation off.

Step 2. On the Test Set:

   a. Press `Preset`.

   b. Press the Spec Anl key.

   c. Set the `RF In/Ant` field to `Ant`.

   d. Set the `Ref Level` field to `-25 dBm`.

   e. Set the `Span` field to `5 kHz`.

     f. Set the `Controls` field to `Marker`.

     g. Set the `Marker To` field to `Center Freq`.

     h. Set the `Controls` field back to `Main`.

Step 3. Set the signal generator's frequency and the Test Set's spectrum analyzer center frequency as shown in the Performance Test Record (PTR) and read the image response on the spectrum analyzer. The image response is the spectrum analyzer's marker level (in dBm) minus the signal generator's output level (minus -20 dBm). (In other words, add 20 dB to the marker level.) Compare the results to the limits.

Procedure 2

Step 1. Disconnect the signal generator from the Test Set.

Step 2. On the Test Set:

     a. Set the `Controls` field to `Auxiliary`.

     b. Set the `Input Atten` field to `Hold` at 0 dB.

     c. Set the `Controls` field back to `Marker`.

     d. Set the `Marker To` field to `Center Freq`.

     e. Set the `Controls` field to `Main`.

     f. Set the `Span` field to `10 MHz`.

     g. Set the `Ref Level` field to `-20 dBm`.

Step 3. Set the Test Set's Center Freq field to the frequencies shown in the PTR and measure the residual response on the spectrum analyzer's marker field and compare it to the limits.

TDMA Generator Modulation Accuracy Performance Test 25

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-26, "TDMA Generator Modulation Accuracy Test 25 Record" on page 268. The modulation accuracy of the TDMA generator is directly measured with a vector signal analyzer at the DUPLEX OUT port.

Setup

Figure 8-30   **TDMA Generator Modulation Accuracy Test 25**

Procedure

Step 1. On the Test Set:

   a. Press `Preset`.

   b. Press the RF Gen key.

   c. Set `RF Gen Freq` to `859 MHz`.

   d. Set `Output Port` to `Dupl`.

   e. Set `Amplitude` to −10 dBM.

   f. Press the TDMA Gen/Anl key.

   g. Set `RF Path` to `IQ`.

   h. Select `Send` in the `Digital Gen` field.

Step 2. On the Vector Signal Analyzer:

   a. Press the Frequency key.

   b. Set center frequency to `859 MHz`.

   c. Press the `Instrument Mode` key

> **d.** Press the **Digital Demodulation** (F4) key
>
> **e.** Press the **D** key.

Step 3. Record and compare the EVM, Magnitude Error, Phase Error, and IQ Offset to the values listed in table 9-26, "TDMA Generator Modulation Accuracy Test 25 Record" on page 268.

Step 4. On the Test Set:

> **a.** Press the RF Gen key.
>
> **b.** Set **RF Gen Freq** to **1880 MHz**.
>
> **c.** Set **Amplitude** to –10 dBM.
>
> **d.** Press the TDMA Gen/Anl key.
>
> **e.** Select **Send** in the **Digital Gen** field.

Step 5. On the Vector Signal Analyzer:

> **a.** Press the **Frequency** key.
>
> **b.** Set center frequency to **1880 MHz**.
>
> **c.** Press the **Instrument Mode** key
>
> **d.** Press the **Digital Demodulation** (F4) key
>
> **e.** Press the **D** key.

Step 6. Record and compare the EVM, Magnitude Error, Phase Error, and IQ Offset to the values listed in table 9-26, "TDMA Generator Modulation Accuracy Test 25 Record" on page 268.

TDMA Analyzer Modulation Accuracy Performance Test 26

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) TDMA Generator Modulation Accuracy Performance Test 25 Record table 9-27, "TDMA Analyzer Modulation Accuracy Test 26 Record" on page 269. This test verifies the performance of the Test Set's TDMA analyzer. A digital signal generator is used to generate a pi/4 DQPSK signal. That signal is then measured by the Test Set and the vector signal analyzer. These values are compared and recorded in the PTR.

Setup

Figure 8-31   **TDMA Analyzer Modulation Accuracy Test 26**

Procedure

Step 1. On the digital signal generator:

    a. Set the `Frequency` to `880 MHz`.

    b. Set the `Amplitude` to `-10dBm`.

    c. Set the `Modulation` format to `pi/4 DQPSK` (NADC).

Step 2. On the vector signal analyzer:

    a. Press the Frequency key.

    b. Set the center frequency to `880 MHz`.

    c. Press the Instrument Mode key.

    d. Press the Digital Demodulation (F4) key.

    e. Press the D display button.

Step 3. On the Test Set:

    a. Press the `Preset` key.

    b. Press the RF Anl key.

    c. Set the `Tune Freq` to 880 MHz.

    d. Ensure the `Input Port` to `Ant`.

    e. Press the TDMA Gen/Anl key.

    f. Set the `Gain` to 6 dBm.

    g. Set `Correlate` to `None`.

Step 4. Compare the values of EVM on the test set and vector signal analyzer and record the difference in the PTR table 9-27, "TDMA Analyzer Modulation Accuracy Test 26 Record" on page 269.

Step 5. On the digital signal generator:

    a. Set the `Frequency` to `1960 MHz`.

Step 6. On the vector signal analyzer:

    a. Press the `Frequency` key.

    b. Set the center frequency to `1960 MHz`.

Step 7. On the Test Set:

    a. Press the RF Anl key.

    b. Set the `Tune Freq` to 1960 MHz.

    c. Press the TDMA Gen/Anl key.

Step 8. Compare the values of EVM on the test set and vector signal analyzer and record the difference in the PTR table 9-27, "TDMA Analyzer Modulation Accuracy Test 26 Record" on page 269.

TDMA Analyzer Channel Power Level Accuracy Performance Test 27

The purpose of this test is to verify that the Test Set meets the specification limits in PTR (Performance Test Record) table 9-28, "TDMA Analyzer Channel Power Level Accuracy Test 27" on page 270. The tuned channel power level accuracy is verified by comparing the measured power in a CW signal with the power level measured by a measuring receiver.

Setup

Figure 8-32   **TDMA Analyzer Channel Power Level Accuracy Test 28**

Procedure

Step 1. On the measuring receiver:

    a. Set the measurement mode to RF Power.

    b. Set the display mode to LOG.

    c. Calibrate the power sensor.

Step 2. On the measuring receiver key in 881.52 MHz.

Step 3. On the signal generator:

    a. Set the frequency to 881.52 MHz.

    b. Set the output level so the measuring receiver reads +11 dBm.

Step 4. On the Test Set:

      a. Push Preset.

      b. Select the RF Analyzer screen.

      c. Set the `Tune Freq` to 881.52 MHz.

      d. Select the TDMA Test screen.

      e. Select the Chan Pwr measurement.

      f. Select Calibrate under `Chn Pwr Cal`.

Step 5. Record the `Chan Pwr dBm` measurement in the PTR, see table 9-28, "TDMA Analyzer Channel Power Level Accuracy Test 27" on page 270.

Step 6. Repeat steps 2 through 5 for each of the data points listed in the PTR.

NOTE   The `Chan Pwr Cal` is only required when the frequency is changed.

CDPD Performance Test 28

The purpose of this test is to verify that the CDPD option (Option 003) of the Test Set meets the specification limits in the CDPD PTR (Performance Test Record) tables on page 270.

Setup

Figure 8-33   **CDPD Performance Test 28**

Procedure

Step 1. Press the Preset button.

Step 2. For `Select Procedure Location:` select `ROM`

Step 3. For `Select Procedure Filename:` select `SERVICE6`

Step 4. Select `Run Test`

Step 5. Select `CDPD Performance Tests (Opt 003)`

Step 6. Follow the instructions on the screen.

Step 7. Record and calculate the information requested by the PTR tables of "CDPD Performance Test 28" on page 221.

9 Performance Test Records

Use this chapter to record the results of the performance tests in Chapter 8, "Performance Tests," on page 173.

RF Generator FM Distortion Performance Test 1 Record

For test procedure, see "RF Generator FM Distortion Performance Test 1" on page 178.

Table 9-1   **Generator FM Distortion Test 1 Record**

Level (dBm)	RF (MHz)	Deviation (kHz)	Rate (kHz)	FM Distortion Limits (%)	
				Upper	Actual
−10	10	99	1	0.50	
−10	10	5	1	0.50	
−10	312.5	5	1	0.50	
−10	425	50	1	0.50	
−10	501	99	1	0.50	
−10	501	50	1	0.50	
−10	501	5	1	0.50	
−10	568.75	50	1	0.50	
−10	656.25	99	1	0.50	
−10	656.25	50	1	0.50	
−10	656.25	5	1	0.50	
−10	750	99	1	0.50	
−10	750	50	1	0.50	
−10	750	5	1	0.50	
−10	856.25	99	1	0.50	
−10	856.25	50	1	0.50	
−10	856.25	5	1	0.50	
−10	956.25	50	1	0.50	
−10	976.002	5	1	0.50	
−10	1000	99	1	0.50	
−10	1000	50	1	0.50	
−10	1000	11	1	0.50	
−10	1000	5	1	0.50	
−10	1000	6	1	0.50	

Table 9-1   Generator FM Distortion Test 1 Record

Level (dBm)	RF (MHz)	Deviation (kHz)	Rate (kHz)	FM Distortion Limits (%)	
				Upper	**Actual**
−10	1000	7	1	0.50	
−10	1000	8	1	0.50	
−10	1000	9	1	0.50	
−10	998.401	8	1	0.50	
−10	768.001	8	1	0.50	
−10	512.001	8	1	0.50	
−10	511.601	8	1	0.50	
−10	511.201	8	1	0.50	
The following entries are for the 2 GHz setup.					
−10	1700	99	1	1.00	
−10	1700	50	1	1.00	
−10	1700	5	1	1.00	
−10	2000	99	1	1.00	
−10	2000	50	1	1.00	
−10	2000	5	1	1.00	

RF Generator FM Accuracy Performance Test 2 Record

For test procedure, see "RF Generator FM Accuracy Performance Test 2" on page 180.

Table 9-2   **RF Generator FM Accuracy Test 2 Record**

Level (dBm)	RF (MHz)	Deviation (kHz)	Rate (kHz)	FM Deviation Limits (kHz)		
				Lower	Upper	Actual
−10	10	99	1	95.035	102.965	
−10	10	3	1	2.845	3.155	
−10	312.5	3	1	2.845	3.155	
−10	425	50	1	47.750	52.25	
−10	501	99	1	95.035	102.965	
−10	501	50	1	47.750	52.25	
−10	501	3	1	2.845	3.155	
−10	568.75	50	1	47.750	52.25	
−10	656.25	99	1	95.035	102.965	
−10	656.25	50	1	47.750	52.25	
−10	656.25	3	1	2.845	3.155	
−10	750	99	1	95.035	102.965	
−10	750	50	1	47.750	52.25	
−10	750	3	1	2.845	3.155	
−10	856.25	99	1	95.035	102.965	
−10	856.25	50	1	47.750	52.25	
−10	856.25	3	1	2.845	3.155	
−10	956.25	50	1	47.750	52.25	
−10	976.002	3	1	2.845	3.155	
−10	1000	99	1	95.035	102.965	
−10	1000	50	1	47.750	52.25	
−10	1000	11	1	10.115	11.885	
-10	1000	3	1	2.845	3.155	
The following entries are for the 2 GHz setup.						

Table 9-2   RF Generator FM Accuracy Test 2 Record

Level (dBm)	RF (MHz)	Deviation (kHz)	Rate (kHz)	FM Deviation Limits (kHz)		
				Lower	**Upper**	**Actual**
−10	1700	99	1	95.035	102.965	
−10	1700	50	1	47.750	52.25	
−10	1700	3	1	2.845	3.155	
−10	2000	99	1	95.035	102.965	
−10	2000	50	1	47.750	52.25	
−10	2000	3	1	2.845	3.155	

RF Generator FM Flatness Performance Test 3 Record

For test procedure, see "RF Generator FM Flatness Performance Test 3" on page 182.

Table 9-3   RF Generator FM Flatness Test 3 Record

Level (dBm)	RF (MHz)	Deviation (kHz)	Rate (kHz)	Computed FM Flatness Limits (dB)		Measured Reading (kHz)	Computed Results (dB)
				Lower	Upper	Reading	Computed
−10	521	50	1	Reference			0 dB
−10	521	50	0.1	−1	1		
−10	521	50	0.2	−1	1		
−10	521	50	2	−1	1		
−10	521	50	10	−1	1		
−10	521	50	25	−1	1		
−10	975.5	50		Reference			0 dB
−10	975.5	50	0.1	−1	1		
−10	975.5	50	0.2	−1	1		
−10	975.5	50	2	−1	1		
−10	975.5	50	10	−1	1		
−10	975.5	50	25	−1	1		
The following entries are for the 2 GHz setup.							
−10	1700	50		Reference			0 dB
−10	1700	50	0.1	−1	1		
−10	1700	50	0.2	−1	1		
−10	1700	50	2	−1	1		
−10	1700	50	10	−1	1		
−10	1700	50	25	−1	1		
−10	2000	50		Reference			0 dB
−10	2000	50	0.1	−1	1		
−10	2000	50	0.2	1	1		

Table 9-3   RF Generator FM Flatness Test 3 Record

Level (dBm)	RF (MHz)	Deviation (kHz)	Rate (kHz)	Computed FM Flatness Limits (dB)		Measured Reading (kHz)	Computed Results (dB)
				Lower	Upper	Reading	Computed
−10	2000	50	0.2	−1	1		
−10	2000	50	10	−1	1		
−10	2000	50	25	−1	1		

RF Generator Residual FM Performance Test 4 Record

For test procedure, see "RF Generator Residual FM Performance Test 4" on page 184.

Table 9-4   RF Generator Residual FM Test 4 Record

LO (MHz)	RF (MHz)	Residual FM Limits (Hz)	
		Upper	Actual
11.5	10	7	
101.5	100	7	
249.5	248	7	
251.5	250	4	
401.5	400	4	
501.5	500	4	
502.5	501	7	
512.701	511.201	7	
513.101	511.601	7	
513.501	512.001	7	
626.5	625	7	
736.5	735	7	
741.5	740	7	
746.5	745	7	
751.5	750	7	
769.501	768.001	7	
846.5	845	7	
851.5	850	7	
856.5	855	7	
866.5	865	7	
901.5	900	7	
999.901	998.401	7	
1001.5	1000	7	

Table 9-4   RF Generator Residual FM Test 4 Record

LO (MHz)	RF (MHz)	Residual FM Limits (Hz)	
		Upper	Actual
The following entries are for the 2 GHz setup.			
201.5	1700	14	
501.5	2000	14	

RF Generator Level Accuracy Performance Test 5 Record

For test procedure, see "RF Generator Level Accuracy Performance Test 5" on page 187.

Table 9-5   **RF Generator Level Accuracy Test 5 Results**

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	**Upper**	**Actual**
The following entries are for Procedure 1.					
DUPLEX OUT	3	−10	−11.500	−8.500	
DUPLEX OUT	3	−15	−16.500	−13.500	
DUPLEX OUT	3	−20	−21.500	−18.500	
DUPLEX OUT	3	−25	−26.500	−23.500	
DUPLEX OUT	3	−30	−31.500	−28.500	
DUPLEX OUT	3	−35	−36.500	−33.500	
DUPLEX OUT	3	−40	−41.500	−38.500	
DUPLEX OUT	3	−45	−46.500	−43.500	
DUPLEX OUT	3	−50	−51.500	−48.500	
DUPLEX OUT	3	−55	−56.500	−53.500	
DUPLEX OUT	3	−60	−61.500	−58.500	
DUPLEX OUT	3	−65	−66.500	−63.500	
DUPLEX OUT	3	−70	−71.500	−68.500	
DUPLEX OUT	3	−75	−76.500	−73.500	

Table 9-5 **RF Generator Level Accuracy Test 5 Results**

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
DUPLEX OUT	3	−80	−81.500	−78.500	
DUPLEX OUT	3	−85	−86.500	−83.500	
DUPLEX OUT	3	−90	−91.500	−88.500	
DUPLEX OUT	3	−95	−96.500	−93.500	
DUPLEX OUT	3	−100	−101.500	−98.500	
DUPLEX OUT	3	−105	−106.500	−103.500	
DUPLEX OUT	3	−110	−111.500	−108.500	
DUPLEX OUT	3	−115	−116.500	−113.500	
DUPLEX OUT	3	−120	−121.500	−118.500	
DUPLEX OUT	3	−125	−126.500	−123.500	
RF IN/OUT	3	−40	−41.000	−39.000	
RF IN/OUT	3	−45	−46.000	−44.000	
RF IN/OUT	3	−50	−51.000	−49.000	
RF IN/OUT	3	−55	−56.000	−54.000	
RF IN/OUT	3	−60	−61.000	−59.000	
RF IN/OUT	3	−65	−66.000	−64.000	
RF IN/OUT	3	−70	−71.000	−69.000	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
RF IN/OUT	3	−75	−76.000	−74.000	
RF IN/OUT	3	−80	−81.000	−79.000	
RF IN/OUT	3	−85	−86.000	−84.000	
RF IN/OUT	3	−90	−91.000	−89.000	
RF IN/OUT	3	−95	−96.000	−94.000	
RF IN/OUT	3	−100	−101.000	−99.000	
RF IN/OUT	3	−105	−106.000	−104.000	
RF IN/OUT	3	−110	−111.000	−109.000	
RF IN/OUT	3	−115	−116.000	−114.000	
RF IN/OUT	3	−120	−121.000	−119.000	
RF IN/OUT	3	−125	−126.000	−124.000	
DUPLEX OUT	687.5	−10	−11.500	−8.500	
DUPLEX OUT	687.5	−15	−16.500	−13.500	
DUPLEX OUT	687.5	−20	−21.500	−18.500	
DUPLEX OUT	687.5	−25	−26.500	−23.500	
DUPLEX OUT	687.5	−30	−31.500	−28.500	
DUPLEX OUT	687.5	−35	−36.500	−33.500	

Table 9-5　　　　　**RF Generator Level Accuracy Test 5 Results**

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
DUPLEX OUT	687.5	−40	−41.500	−38.500	
DUPLEX OUT	687.5	−45	−46.500	−43.500	
DUPLEX OUT	687.5	−50	−51.500	−48.500	
DUPLEX OUT	687.5	−55	−56.500	−53.500	
DUPLEX OUT	687.5	−60	−61.500	−58.500	
DUPLEX OUT	687.5	−65	−66.500	−63.500	
DUPLEX OUT	687.5	−70	−71.500	−68.500	
DUPLEX OUT	687.5	−75	−76.500	−73.500	
DUPLEX OUT	687.5	−80	−81.500	−78.500	
DUPLEX OUT	687.5	−85	−86.500	−83.500	
DUPLEX OUT	687.5	−90	−91.500	−88.500	
DUPLEX OUT	687.5	−95	−96.500	−93.500	
DUPLEX OUT	687.5	−100	−101.500	−98.500	
DUPLEX OUT	687.5	−105	−106.500	−103.500	
DUPLEX OUT	687.5	−110	−111.500	−108.500	
DUPLEX OUT	687.5	−115	−116.500	−113.500	
DUPLEX OUT	687.5	−120	−121.500	−118.500	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	**Upper**	**Actual**
DUPLEX OUT	687.5	−125	−126.500	−123.500	
RF IN/OUT	687.5	−40	−41.000	−39.000	
RF IN/OUT	687.5	−45	−46.000	−44.000	
RF IN/OUT	687.5	−50	−51.000	−49.000	
RF IN/OUT	687.5	−55	−56.000	−54.000	
RF IN/OUT	687.5	−60	−61.000	−59.000	
RF IN/OUT	687.5	−65	−66.000	−64.000	
RF IN/OUT	687.5	−70	−71.000	−69.000	
RF IN/OUT	687.5	−75	−76.000	−74.000	
RF IN/OUT	687.5	−80	−81.000	−79.000	
RF IN/OUT	687.5	−85	−86.000	−84.000	
RF IN/OUT	687.5	−90	−91.000	−89.000	
RF IN/OUT	687.5	−95	−96.000	−94.000	
RF IN/OUT	687.5	−100	−101.000	−99.000	
RF IN/OUT	687.5	−105	−106.000	−104.000	
RF IN/OUT	687.5	−110	−111.000	−109.000	
RF IN/OUT	687.5	−115	−116.000	−114.000	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
RF IN/OUT	687.5	−120	−121.000	−119.000	
RF IN/OUT	687.5	−125	−126.000	−124.000	
DUPLEX OUT	1000	−10	−11.500	−8.500	
DUPLEX OUT	1000	−15	−16.500	−13.500	
DUPLEX OUT	1000	−20	−21.500	−18.500	
DUPLEX OUT	1000	−25	−26.500	−23.500	
DUPLEX OUT	1000	−30	−31.500	−28.500	
DUPLEX OUT	1000	−35	−36.500	−33.500	
DUPLEX OUT	1000	−40	−41.500	−38.500	
DUPLEX OUT	1000	−45	−46.500	−43.500	
DUPLEX OUT	1000	−50	−51.500	−48.500	
DUPLEX OUT	1000	−55	−56.500	−53.500	
DUPLEX OUT	1000	−60	−61.500	−58.500	
DUPLEX OUT	1000	−65	−66.500	−63.500	
DUPLEX OUT	1000	−70	−71.500	−68.500	
DUPLEX OUT	1000	−75	−76.500	−73.500	
DUPLEX OUT	1000	−80	−81.500	−78.500	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
DUPLEX OUT	1000	−85	−86.500	−83.500	
DUPLEX OUT	1000	−90	−91.500	−88.500	
DUPLEX OUT	1000	−95	−96.500	−93.500	
DUPLEX OUT	1000	−100	−101.500	−98.500	
DUPLEX OUT	1000	−105	−106.500	−103.500	
DUPLEX OUT	1000	−110	−111.500	−108.500	
DUPLEX OUT	1000	−115	−116.500	−113.500	
DUPLEX OUT	1000	−120	−121.500	−118.500	
DUPLEX OUT	1000	−125	−126.500	−123.500	
RF IN/OUT	1000	−40	−41.000	−39.000	
RF IN/OUT	1000	−45	−46.000	−44.000	
RF IN/OUT	1000	−50	−51.000	−49.000	
RF IN/OUT	1000	−55	−56.000	−54.000	
RF IN/OUT	1000	−60	−61.000	−59.000	
RF IN/OUT	1000	−65	−66.000	−64.000	
RF IN/OUT	1000	−70	−71.000	−69.000	
RF IN/OUT	1000	−75	−76.000	−74.000	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
RF IN/OUT	1000	−80	−81.000	−79.000	
RF IN/OUT	1000	−85	−86.000	−84.000	
RF IN/OUT	1000	−90	−91.000	−89.000	
RF IN/OUT	1000	−95	−96.000	−94.000	
RF IN/OUT	1000	−100	−101.000	−99.000	
RF IN/OUT	1000	−105	−106.000	−104.000	
RF IN/OUT	1000	−110	−111.000	−109.000	
RF IN/OUT	1000	−115	−116.000	−114.000	
RF IN/OUT	1000	−120	−121.000	−119.000	
RF IN/OUT	1000	−125	−126.000	−124.000	
The following entries are for the 2 GHz setup					
DUPLEX OUT	1700	−10	−11.500	−8.500	
DUPLEX OUT	1700	−15	−16.500	−13.500	
DUPLEX OUT	1700	−20	−21.500	−18.500	
DUPLEX OUT	1700	−25	−26.500	−23.500	
DUPLEX OUT	1700	−30	−31.500	−28.500	
DUPLEX OUT	1700	−35	−36.500	−33.500	
DUPLEX OUT	1700	−40	−41.500	−38.500	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	**Upper**	**Actual**
DUPLEX OUT	1700	−45	−46.500	−43.500	
DUPLEX OUT	1700	−50	−51.500	−48.500	
DUPLEX OUT	1700	−55	−56.500	−53.500	
DUPLEX OUT	1700	−60	−61.500	−58.500	
DUPLEX OUT	1700	−65	−66.500	−63.500	
DUPLEX OUT	1700	−70	−71.500	−68.500	
DUPLEX OUT	1700	−75	−76.500	−73.500	
DUPLEX OUT	1700	−80	−81.500	−78.500	
DUPLEX OUT	1700	−85	−86.500	−83.500	
DUPLEX OUT	1700	−90	−91.500	−88.500	
DUPLEX OUT	1700	−95	−96.500	−93.500	
DUPLEX OUT	1700	−100	−101.500	−98.500	
DUPLEX OUT	1700	−5	−106.500	−103.500	
DUPLEX OUT	1700	−110	−111.500	−108.500	
DUPLEX OUT	1700	−115	−116.500	−113.500	
DUPLEX OUT	1700	−120	−121.500	−118.500	
DUPLEX OUT	1700	−125	−126.500	−123.500	

Table 9-5   **RF Generator Level Accuracy Test 5 Results**

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	**Upper**	**Actual**
RF IN/OUT	1700	−40	−41.000	−39.000	
RF IN/OUT	1700	−45	−46.000	−44.000	
RF IN/OUT	1700	−50	−51.000	−49.000	
RF IN/OUT	1700	−55	−56.000	−54.000	
RF IN/OUT	1700	−60	−61.000	−59.000	
RF IN/OUT	1700	−65	−66.000	−64.000	
RF IN/OUT	1700	−70	−71.000	−69.000	
RF IN/OUT	1700	−75	−76.000	−74.000	
RF IN/OUT	1700	−80	−81.000	−79.000	
RF IN/OUT	1700	−85	−86.000	−84.000	
RF IN/OUT	1700	−90	−91.000	−89.000	
RF IN/OUT	1700	−95	−96.000	−94.000	
RF IN/OUT	1700	−100	−101.000	−99.000	
RF IN/OUT	1700	−105	−106.000	−104.000	
RF IN/OUT	1700	−110	−111.000	−109.000	
RF IN/OUT	1700	−115	−116.000	−114.000	
RF IN/OUT	1700	−120	−121.000	−119.000	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	Upper	Actual
RF IN/OUT	1700	−125	−126.000	−124.000	
DUPLEX OUT	2000	−10	−11.500	−8.500	
DUPLEX OUT	2000	−15	−16.500	−13.500	
DUPLEX OUT	2000	−20	−21.500	−18.500	
DUPLEX OUT	2000	−25	−26.500	−23.500	
DUPLEX OUT	2000	−30	−31.500	−28.500	
DUPLEX OUT	2000	−35	−36.500	−33.500	
DUPLEX OUT	2000	−40	−41.500	−38.500	
DUPLEX OUT	2000	−45	−46.500	−43.500	
DUPLEX OUT	2000	−50	−51.500	−48.500	
DUPLEX OUT	2000	−55	−56.500	−53.500	
DUPLEX OUT	2000	−60	−61.500	−58.500	
DUPLEX OUT	2000	−65	−66.500	−63.500	
DUPLEX OUT	2000	−70	−71.500	−68.500	
DUPLEX OUT	2000	−75	−76.500	−73.500	
DUPLEX OUT	2000	−80	−81.500	−78.500	
DUPLEX OUT	2000	−85	−86.500	−83.500	

Table 9-5   **RF Generator Level Accuracy Test 5 Results**

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	**Upper**	**Actual**
DUPLEX OUT	2000	−90	−91.500	−88.500	
DUPLEX OUT	2000	−95	−96.500	−93.500	
DUPLEX OUT	2000	−100	−101.500	−98.500	
DUPLEX OUT	2000	−105	−106.500	−103.500	
DUPLEX OUT	2000	−110	−111.500	−108.500	
DUPLEX OUT	2000	−115	−116.500	−113.500	
DUPLEX OUT	2000	−120	−121.500	−118.500	
DUPLEX OUT	2000	−125	−126.500	−123.500	
RF IN/OUT	2000	−40	−41.000	−39.000	
RF IN/OUT	2000	−45	−46.000	−44.000	
RF IN/OUT	2000	−50	−51.000	−49.000	
RF IN/OUT	2000	−55	−56.000	−54.000	
RF IN/OUT	2000	−60	−61.000	−59.000	
RF IN/OUT	2000	−65	−66.000	−64.000	
RF IN/OUT	2000	−70	−71.000	−69.000	
RF IN/OUT	2000	−75	−76.000	−74.000	
RF IN/OUT	2000	−80	−81.000	−79.000	

Table 9-5   RF Generator Level Accuracy Test 5 Results

Port	RF (MHz)	Level (dBm)	Level Limits (dBm)		
			Lower	**Upper**	**Actual**
RF IN/OUT	2000	−85	−86.000	−84.000	
RF IN/OUT	2000	−90	−91.000	−89.000	
RF IN/OUT	2000	−95	−96.000	−94.000	
RF IN/OUT	2000	−100	−101.000	−99.000	
RF IN/OUT	2000	−105	−106.000	−104.000	
RF IN/OUT	2000	−110	−111.000	−109.000	
RF IN/OUT	2000	−115	−116.000	−114.000	
RF IN/OUT	2000	−120	−121.000	−119.000	
RF IN/OUT	2000	−125	−126.000	−124.000	

RF Generator Harmonics Spectral Purity Performance Test 6 Record

For test procedure, see "RF Generator Harmonics Spectral Purity Performance Test 6" on page 191.

Table 9-6   **RF Generator Harmonics Spectral Purity Test 6 Record**

Level (dBm)	RF Freq (MHz)	Harmonic Number	Harmonic Limits (dBc)	
			Upper	Actual
-10	1	2nd	−25.000	
-10	1	3rd	−25.000	
-10	2	2nd	−25.000	
-10	2	3rd	−25.000	
-10	5	2nd	−25.000	
-10	5	3rd	−25.000	
-10	10	2nd	−25.000	
-10	10	3rd	−25.000	
-10	20	2nd	−25.000	
-10	20	3rd	−25.000	
-10	50	2nd	−25.000	
-10	50	3rd	−25.000	
-10	100	2nd	−25.000	
-10	100	3rd	−25.000	
-10	200	2nd	−25.000	
-10	200	3rd	−25.000	
-10	300	2nd	−25.000	
-10	300	3rd	−25.000	
-10	400	2nd	−25.000	
-10	400	3rd	−25.000	
-10	500	2nd	−25.000	
-10	500	3rd	−25.000	
-10	600	2nd	−25.000	
-10	600	3rd	−25.000	

Table 9-6   **RF Generator Harmonics Spectral Purity Test 6 Record**

Level (dBm)	RF Freq (MHz)	Harmonic Number	Harmonic Limits (dBc)	
			Upper	Actual
-10	700	2nd	−25.000	
-10	700	3rd	−25.000	
-10	800	2nd	−25.000	
-10	800	3rd	−25.000	
-10	900	2nd	−25.000	
-10	900	3rd	−25.000	
-10	1000	2nd	−25.000	
-10	1000	3rd	−25.000	
-10	1700	2nd	−25.000	
-10	1700	3rd	−25.000	
-10	1800	2nd	−25.000	
-10	1800	3rd	−25.000	
-10	1900	2nd	−25.000	
-10	1900	3rd	−25.000	
-10	2000	2nd	−25.000	
-10	2000	3rd	−25.000	
-11	1	2nd	−25.000	
-11	1	3rd	−25.000	
-11	2	2nd	−25.000	
-11	2	3rd	−25.000	
-11	5	2nd	−25.000	
-11	5	3rd	−25.000	
-11	10	2nd	−25.000	
-11	10	3rd	−25.000	
-11	20	2nd	−25.000	
-11	20	3rd	−25.000	
-11	50	2nd	−25.000	
-11	50	3rd	−25.000	

Table 9-6 **RF Generator Harmonics Spectral Purity Test 6 Record**

Level (dBm)	RF Freq (MHz)	Harmonic Number	Harmonic Limits (dBc)	
			Upper	Actual
−11	100	2nd	−25.000	
−11	100	3rd	−25.000	
−11	200	2nd	−25.000	
−11	200	3rd	−25.000	
−11	300	2nd	−25.000	
−11	300	3rd	−25.000	
−11	400	2nd	−25.000	
−11	400	3rd	−25.000	
−11	500	2nd	−25.000	
−11	500	3rd	−25.000	
−11	600	2nd	−25.000	
−11	600	3rd	−25.000	
−11	700	2nd	−25.000	
−11	700	3rd	−25.000	
−11	800	2nd	−25.000	
−11	800	3rd	−25.000	
−11	900	2nd	−25.000	
−11	900	3rd	−25.000	
−11	1000	2nd	−25.000	
−11	1000	3rd	−25.000	
−12	1700	2nd	−25.000	
−12	1700	3rd	−25.000	
−12	1800	2nd	−25.000	
−12	1800	3rd	−25.000	
−12	1900	2nd	−25.000	
−12	1900	3rd	−25.000	
−12	2000	2nd	−25.000	
−12	2000	3rd	−25.000	

RF Generator Spurious Spectral Purity Performance Test 7 Record

For test procedure, see "RF Generator Spurious Spectral Purity Performance Test 7" on page 192.

Table 9-7   **RF Generator Spurious Spectral Purity Test 7 Record**

Spurious Source	Level (dBm)	RF Freq (MHz)	Spur Freq (MHz)	Spurious Signal Limits (dBc)	
				Upper	Actual
3/2 Mixer	−10	242	274	−45.000	
3/2 Mixer	−10	247	359	−45.000	
Supply	−11	100	100.03	−45.000	
Supply	−11	400	400.03	−60.000	
Supply	−11	501	501.03	−60.000	
Supply	−11	1000	999.97	−60.000	
RF Feedthru	−11	1	999	−45.000	
LO Feedthru	−11	1	1000	−45.000	
RF Feedthru	−11	11	989	−45.000	
RF Feedthru	−11	21	979	−45.000	
RF Feedthru	−11	41	959	−45.000	
RF Feedthru	−11	61	939	−45.000	
RF Feedthru	−11	81	919	−45.000	
RF Feedthru	−11	91	909	−45.000	
RF Feedthru	−11	101	899	−45.000	
RF Feedthru	−11	111	889	−45.000	
RF Feedthru	−11	121	879	−45.000	
3/2 Mixer	−11	242	274	−45.000	
3/2 Mixer	−11	247	259	−45.000	
4/3 Mixer	−11	242	32	−45.000	
4/3 Mixer	−11	247	12	−45.000	
5/4 Mixer	−11	211	55	−45.000	
5/4 Mixer	−11	217	85	−45.000	

Table 9-7   RF Generator Spurious Spectral Purity Test 7 Record

Spurious Source	Level (dBm)	RF Freq (MHz)	Spur Freq (MHz)	Spurious Signal Limits (dBc)	
				Upper	Actual
5/4 Mixer	−11	221	105	−45.000	
5/4 Mixer	−11	227	135	−45.000	
5/4 Mixer	−11	231	155	−45.000	
5/4 Mixer	−11	237	185	−45.000	
Ref 10 MHz	−11	165	175	−45.000	
Ref 1 MHz	−11	150	150.2	−45.000	
Ref 1 MHz	−11	150	149.8	−45.000	
Ref 1 MHz	−11	150	150.4	−45.000	
Ref 1 MHz	−11	150	149.6	−45.000	
Ref 1 MHz	−11	150	150.6	−45.000	
Reference	−11	150	149.4	−45.000	
Signal Feedthru	−10	1700	1000	−55.000	
Signal Feedthru	−10	1700	2000	−55.000	
LO Feedthru	−10	1700	2700	−55.000	
Signal Feedthru	−10	1851	800	−55.000	
Signal Feedthru	−10	1851	1600	−55.000	
LO Feedthru	−10	1851	1651	−55.000	

AF Generator AC Level Accuracy Performance Test 8 Record

For test procedure, see "AF Generator AC Level Accuracy Performance Test 8" on page 193.

Table 9-8   AF Generator AC Level Accuracy Test 8 Record

AF Generator	Frequency (Hz)	Level (mV)	AC Level Limits (mV)		
			Lower	Upper	Actual
1	25000	4000	3885.000	4115.000	
1	25000	700	682.500	717.500	
1	25000	75	70.000	80.000	
1	10000	4000	3885.000	4115.000	
1	10000	700	682.500	717.500	
1	10000	75	70.000	80.000	
1	1000	4000	3885.000	4115.000	
1	1000	700	682.500	717.500	
1	1000	75	70.000	80.000	
1	100	4000	3885.000	4115.000	
1	100	700	682.500	717.500	
1	100	75	70.000	80.000	
2	25000	4000	3885.000	4115.000	
2	25000	700	682.500	717.500	
2	25000	75	70.000	80.000	
2	10000	4000	3885.000	4115.000	
2	10000	700	682.500	717.500	
2	10000	75	70.000	80.000	
2	1000	4000	3885.000	4115.000	
2	1000	700	682.500	717.500	
2	1000	75	70.000	80.000	
2	100	4000	3885.000	4115.000	
2	100	700	682.500	717.500	
2	100	75	70.000	80.000	

AF Generator DC Level Accuracy Performance Test 9 Record

For test procedure, see "AF Generator DC Level Accuracy Performance Test 9" on page 194.

Table 9-9   **AF Generator DC Level Accuracy Test 9 Record**

AF Generator	Level (mV)	DC Level Limits (mV)		
		Lower	Upper	Actual
1	4000	3820.000	4180.000	
1	1000	925.000	1075.000	
2	4000	3820.000	4180.000	
2	1000	925.000	1075.000	

AF Generator Residual Distortion Performance Test 10 Record

For test procedure, see "AF Generator Residual Distortion Performance Test 10" on page 195.

Table 9-10 **AF Generator Residual Distortion Test 10 Record**

AF Generator	Frequency (Hz)	Level (mV)	Distortion Limits (%)		
			Lower	Upper	Actual
1	25000	4000	N/A	0.125	
1	25000	2000	N/A	0.125	
1	25000	200	N/A	0.125	
1	10000	4000	N/A	0.125	
1	10000	2000	N/A	0.125	
1	10000	200	N/A	0.125	
1	1000	4000	N/A	0.125	
1	1000	2000	N/A	0.125	
1	1000	200	N/A	0.125	
1	100	4000	N/A	0.125	
1	100	2000	N/A	0.125	
1	100	200	N/A	0.125	
2	25000	4000	N/A	0.125	
2	25000	2000	N/A	0.125	
2	25000	200	N/A	0.125	
2	10000	4000	N/A	0.125	
2	10000	2000	N/A	0.125	
2	10000	200	N/A	0.125	
2	1000	4000	N/A	0.125	
2	1000	2000	N/A	0.125	
2	1000	200	N/A	0.125	
2	100	4000	N/A	0.125	
2	100	2000	N/A	0.125	
2	100	200	N/A	0.125	

AF Generator Frequency Accuracy Performance Test 11 Record

For test procedure, see "AF Generator Frequency Accuracy Performance Test 11" on page 196.

Table 9-11   **AC Generator Frequency Accuracy Test 11 Record**

AF Generator	Frequency (Hz)	Frequency Limits (Hz)		
		Lower	Upper	Actual
1	25000	24993.750	25006.250	
1	10000	9997.500	10002.500	
1	5000	4998.750	500.125	
1	2000	1999.500	2000.500	
1	1000	999.750	1000.250	
1	500	499.875	500.125	
1	200	199.950	200.050	
1	100	99.95	100.025	
1	50	49.988	50.012	
1	20	19.995	20.005	
2	25000	24993.750	25006.250	
2	10000	9997.500	10002.500	
2	5000	4998.750	500.125	
2	2000	1999.500	2000.500	
2	1000	999.750	1000.250	
2	500	499.875	500.125	
2	200	199.950	200.050	
2	100	99.95	100.025	
2	50	49.988	50.012	
2	20	19.995	20.005	

AF Analyzer AC Level Accuracy Performance Test 12 Record

For test procedure, see "AF Analyzer AC Level Accuracy Performance Test 12" on page 197.

Table 9-12   AC Analyzer AC Voltage Accuracy Test 12 Record

Frequency (Hz)	Level (mV)	AC Voltage Limits (mV)		
		Lower	Upper	Actual
15000	5000	4849.550	5150.450	
2000	5000	4849.550	5150.450	
200	5000	4849.550	5150.450	
20	5000	4849.550	5150.450	
15000	500	484.550	515.450	
2000	500	484.550	515.450	
200	500	484.550	515.450	
20	500	484.550	515.450	
15000	50	48.050	51.950	
2000	50	4.050	51.950	
200	50	48.050	51.950	
20	50	48.050	51.950	

AF Analyzer Residual Noise Performance Test 13 Record

For test procedure, see "AF Analyzer Residual Noise Performance Test 13" on page 198.

Table 9-13   AF Analyzer Residual Noise Test 13 Record

Residual Noise Limits (µV)		
Filter 2	**Upper**	**Actual**
15 kHz LPF	150	
>99 kHz LP	450	

AF Analyzer Distortion and SINAD Accuracy Performance Test 14 Record

For test procedure, see "AF Analyzer Distortion and SINAD Accuracy Performance Test 14" on page 199.

Table 9-14   **AF Analyzer Distortion and SINAD Accuracy Test 14 Record**

AF Generator 2 Frequency (kHz)	AF Generator 2 Level (mV)	Measurement Type	Distortion and SINAD Limits		
			Lower	Upper	Actual
2	100	Distortion	8.856%	11.144%	
2	100	SINAD	19.043 dB	21.043 dB	
3	100	Distortion	8.856%	11.144%	
3	100	SINAD	19.043 dB	21.043 dB	
2	10	Distortion	0.890%	1.120%	
2	10	SINAD	39.000 dB	41.000 dB	
3	10	Distortion	0.890%	1.120%	
3	10	SINAD	39.000 dB	41.000 dB	
2	5	Distortion	0.445%	0.560%	
2	5	SINAD	45.021 dB	47.021 dB	
3	5	Distortion	0.445%	0.560%	
3	5	SINAD	45.021 dB	47.021 dB	

AF Analyzer DC Level Accuracy Performance Test 15 Record

For test procedure, see "AF Analyzer DC Level Accuracy Performance Test 15" on page 200.

Table 9-15   **AF Analyzer DC Level Accuracy Test 15 Record**

AF Generator 1 Level (mV)	DC Voltage Limits (mV)		
	Lower	Upper	Actual
5000	4905.000	5095.000	
500	450.000	550.000	

AF Analyzer Frequency Accuracy to 100 kHz Performance Test 16 Record

For test procedure, see "AF Analyzer Frequency Accuracy to 100 kHz Performance Test 16" on page 201.

Table 9-16   AF Analyzer Frequency Accuracy to 100 kHz Test 16 Record

Frequency (Hz)	Frequency Limits (Hz)		
	Lower	Upper	Actual
20	19.896	20.104	
100	99.880	100.120	
1000	999.70	1000.30	
10000	9997.90	10002.10	
100000	99979.9	100020.1	

AF Analyzer Frequency Accuracy at 400 kHz Performance Test 17 Record

For test procedure, see "AF Analyzer Frequency Accuracy at 400 kHz Performance Test 17" on page 202.

Table 9-17   AF Analyzer Frequency Accuracy at 400 kHz Test 17 Record

Frequency Difference Limits (kHz)		
Lower	**Upper**	**Actual**
−0.080	0.080	

Oscilloscope Amplitude Accuracy Performance Test 18 Record

For test procedure, see "Oscilloscope Am p l i t u d e A c c u r a c y P e r f o r m a n c e T e s t 1 8 " 203.

Table 9-18   Oscilliscope Amplitude Accuracy Test 18 Record

Frequency (kHz)	Amplitude Limits (V)		
	Lower	Upper	Actual
1	6.765	7.377	
10	6.765	7.377	
50	5.000	10.000	

RF Analyzer Level Accuracy Performance Test 19 Record

For test procedure, see "RF Analyzer Level Accuracy Performance Test 19" on page 205.

Table 9-19   RF Analyzer Level Accuracy Test 19

Frequency (MHz)	Level Difference Limits (dB)		
	Lower	Upper	Actual
30	−0.212	0.212	
50	−0.212	0.212	
100	−0.212	0.212	
150	−0.212	0.212	
200	−0.212	0.212	
250	−0.212	0.212	
300	−0.212	0.212	
350	−0.212	0.212	
400	−0.212	0.212	
450	−0.212	0.212	
500	−0.212	0.212	
550	−0.212	0.212	
600	−0.212	0.212	
650	−0.212	0.212	
700	−0.212	0.212	
750	−0.212	0.212	
800	−0.212	0.212	
850	−0.212	0.212	
900	−0.212	0.212	
950	−0.212	0.212	
1000	−0.212	0.212	
1700	−0.212	0.212	
1725	−0.212	0.212	

Table 9-19   RF Analyzer Level Accuracy Test 19

Frequency (MHz)	Level Difference Limits (dB)		
	Lower	Upper	Actual
1750	− 0.212	0.212	
1775	− 0.212	0.212	
1800	− 0.212	0.212	
1825	− 0.212	0.212	
1850	− 0.212	0.212	
1875	− 0.212	0.212	
1900	− 0.212	0.212	
1925	− 0.212	0.212	
1950	− 0.212	0.212	
1975	− 0.212	0.212	
2000	− 0.212	0.212	

RF Analyzer FM Accuracy Performance Test 20 Record

For test procedure, see "RF Analyzer FM Accuracy Performance Test 20" on page 206.

Table 9-20   **RF Analyzer FM Accuracy Test 20 Record**

RF (MHz)	Deviation (kHz)	Rate (Hz)	FM Deviation Limits (kHz)		
			Lower	**Upper**	**Actual**
12.5	1	50	0.960	1.040	
12.5	1	1000	0.960	1.040	
12.5	1	25000	0.960	1.040	
12.5	10	50	9.600	10.400	
12.5	10	1000	9.600	10.400	
12.5	10	25000	9.600	10.400	
400	10	50	9.600	10.400	
400	10	1000	9.600	10.400	
400	10	25000	9.600	10.400	
400	17	50	16.320	17.680	
400	17	1000	16.320	17.680	
400	17	25000	16.320	17.680	

RF Analyzer FM Distortion Performance Test 21 Record

For test procedure, see "RF Analyzer FM Distortion Performance Test 21" on page 208.

Table 9-21   RF Analyzer FM Distortion Test 21 Record

FM Deviation (kHz)	FM Distortion Limits (%)	
	Upper	**Actual**
5	1.000	
25	1.000	
75	1.000	

RF Analyzer FM Bandwidth Performance Test 22 Record

For test procedure, see "RF Analyzer FM Bandwidth Performance Test 22" on page 210.

Table 9-22   **RF Analyzer FM Bandwidth Test 22 Record**

FM Deviation Difference Limits (dB)	
Upper	**Actual**
3.0	

RF Analyzer Residual FM Performance Test 23 Record

For test procedure, see "RF Analyzer Residual FM Performance Test 23" on page 212.

Table 9-23   RF Analyzer Residual FM Test 23 Record

FM Deviation Limits (Hz)	
Upper	**Actual**
7.0	

Spectrum Analyzer Image Rejection Performance Test 24 Record

For test procedure, see "Spectrum Analyzer Image Rejection Performance Test 24" on page 213.

Table 9-24   Spectrum Analyzer Image Rejection (Image) Test 24 Record

RF Generator Frequency (MHz)	Spectrum Analyzer Frequency (MHz)	Image Response Limits (dB)	
		Upper	Actual
613.6	385.0	−50	
873.6	645.0	−50	
883.6	655.0	−50	
1023.6	795.0	−50	
1000.0	771.4	−50	
576.4	805.0	−50	
771.4	1000.0	−50	
319.02	300.0	−50	

Table 9-25   Spectrum Analyzer Image Rejection (Image) Test 24

Spectrum Analyzer Center Frequency (MHz)	Residual Response Limits (dBm)	
	Upper	Actual
5.534	−70	
10.0	−70	
20.0	−70	
21.4	−70	
107.126	−70	
164.28	−70	
257.139	−70	
271.4	−70	
347.607	−70	
500.0	−70	

TDMA Generator Modulation Accuracy Performance Test 25 Record

For test procedure, see TDMA Generator Modulation Accuracy Performance Test 25.

Table 9-26 **TDMA Generator Modulation Accuracy Test 25 Record**

RF (MHz)	Measurement	Units	Measurement Value	
			Lower Limit	Actual
859	EVM	% rms	3	
859	Magnitude Error	% rms	3	
859	Phase Error	Degrees	3	
859	IQ Offset	dBc	-30	
1,880	EVM	% rms	3	
1,880	Magnitude Error	% rms	3	
1,880	Phase Error	Degrees	3	
1,880	IQ Offset	dBc	-30	

TDMA Analyzer Modulation Accuracy Performance Test 26 Record

For test procedure, see TDMA Analyzer Modulation Accuracy Performance Test 26.

Table 9-27   **TDMA Analyzer Modulation Accuracy Test 26 Record**

RF (MHz)	Measurement	Units	Measurement Value		
			Upper Limit	**Lower Limit**	**Actual**
880	EVM	% rms	0.42	-0.42	
1,960	EVM	% rms	0.42	-0.42	

TDMA Analyzer Channel Power Level Accuracy Performance Test 27 Record

For test procedure, see "TDMA Analyzer Channel Power Level Accuracy Performance Test 27" on page 219.

Table 9-28   **TDMA Analyzer Channel Power Level Accuracy Test 27**

RF (MHz)	Measuring Receiver Level (dBm)	Measured Level Limits (dBm)		
		Lower	Upper	Actual
881.52	11	10.25	11.75	
881.52	6	5.25	6.75	
881.52	1	0.25	1.75	
881.52	−4	−4.75	−3.25	
881.52	−9	−9.75	−8.25	
881.52	−14	−14.75	−13.25	
881.52	−19	−19.75	−18.25	
1931.25	11	10.25	11.75	
1931.25	6	5.25	6.75	
1931.25	1	0.25	1.75	
1931.25	−4	−4.75	−3.25	
1931.25	−9	−9.75	−8.25	
1931.25	−14	−14.75	−13.25	
1931.25	−19	−19.75	−18.25	

CDPD Performance Test 28 Record

For test procedure, see "CDPD Performance Test 28" on page 221.

Table 9-29 CDPD Generator Spectral Purity Measurement

Channel Power	Upper Limit (dBc)	Measured Spectral Purity Actual (dBc)
Adjacent Channel Power (`Adj Pwr dBc`)	−26	
First Alternate Channel (`Alt Pwr dBc`)	−45	
Second Alternate Channel (`Al2 Pwr dBc`)	−60	

Table 9-30 CDPD Modulation Accuracy Measurement

Upper Limit	Lower Limit	Modulation Index (`Mod Index`)
0.525	0.475	

Table 9-31 CDPD Generator On/Off Level Measurement

Measured Values		Calculated Value (dB)	
ON POWER	**OFF POWER**	**ON/OFF DIFFERENTIAL[a] Actual**	**Lower Limit**

a. ON POWER
−
OFF POWER = ON/OFF DIFFERENTIAL

10   Block Diagrams

This chapter contains block diagrams and descriptions that focus on how the Test Set generates signals and makes measurements. It also has I/O signal information that can be used to help isolate a problem to the assembly level if the Test Set's diagnostic programs are unable to do so.

Introduction

Shown in figure 10-1 on page 275 is a block-diagram overview of the Test Set. This chapter is organized into the following sections which provide a detailed view of each individual assembly shown in the overview:

- RF Input/Output (see 10-2)
- RF Analyzer (see 10-5)
- Spectrum Analyzer (see 10-6)
- Audio Analyzer (see 10-7 and 10-8)
- Audio Generator (see 10-10)
- RF Generator (see 10-13, 10-14, and 10-15)
- Reference/Regulator (see 10-17 and 10-18)
- Instrument Control (seeFigure 10-19 and Figure 10-20)
- TDMA
- CDPD (OPTION 003)

Input/output and switch information is included to help you determine if voltages and signals are getting to the assemblies with the proper levels, shapes, and frequencies. Line names and connector pin numbers are given on the block diagrams when applicable.

Figure 10-1   Test Set Overview Block Diagram

Agilent Technologies 8935 SERIES E6381A TDMA TEST SET OVERALL BLOCK DIAGRAM

RF Input/Output Section

RF Power Measurement

An RF power measurement can only be made by supplying a signal to the RF IN/OUT port of the Test Set. See figure 10-2 on page 277. A power splitter then splits the signal between an RF analysis path and a power measurement path. The power detector has a direct path to the A2A36 Receive DSP where average power measurements are made. There's also a diode peak detector to provide a peak power measurement through the A2A33 Measurement assembly.

Accuracy is insured by factory-generated calibration data which is stored in CAL ROM. The A2A200 100W-attenuator also has calibration data which affects RF power measurements.

Input Gain Control

Step attenuators in the A2A130 Input/Output Section are switched in and out, manually or automatically. This keeps the input level within an optimum range for the mixers, IF amplifiers, and detectors.

Figure 10-2   RF Input/Output Assembly, A2A130

RF Analyzer Section

Frequency Conversion

The A2A115 Downconverter, see figure 10-3 on page 279, produces an IF of 114.3, 385.7 or 614.3 MHz. The LO is provided by the A2A22 Receiver Synthesizer, see figure 10-4 on page 280. The IF frequencies developed are as follows in table 10-1 .

Table 10-1   **IF Frequencies**

Input RF (MHz)	1st LO (MHz)	IF (MHz)
0 to 385.7	614.7 to 1000	614.3
385.7 to 800	500 to 914.3	114.3
800 to 1000	685.7 to 885.7	114.3
1400 to 2200	1014.3 to 1814.3	385.7

Filters are automatically switched in to remove image and other interfering signals. The frequency ranges of the filters are as follows:

- 150 MHz low-pass
- 150 MHz - 386 MHz bandpass
- 350 MHz - 650 MHz tunable bandpass
- 650 MHz - 1000 MHz tunable bandpass
- 1400 MHZ - 2200 MHz tunable bandpass

Modulation Measurement

The A2A21 Receiver assembly demodulates the IF into its FM, AM, and SSB components, see figure 10-5 on page 281. The demodulated signal is sent to the Audio Analyzer section for measurement.

Spectrum Analysis

The LO on the A2A20 Spectrum Analyzer is swept across the span by the Controller, see figure 10-6 on page 282. The LO starts sweeping when the oscilloscope circuits on the A2A33 Measurement board trigger the display sweep to start. As the LO sweeps, the spectrum analyzer filters and then amplifies the IF signal in a logarithmic detector so the signal voltage will be proportional to the log of power. The signal voltage is measured by a sampler on the Measurement board and displayed.

Spectrum analyzer resolution bandwidth is determined by switching bandwidth IF filters on the A2A20 Spectrum Analyzer. These filters are set by the Controller as a function of the span selected from the front panel.

Figure 10-3   Downconverter Assembly, A2A115

Figure 10-4   Receiver Synthesizer Assembly, A2A22

RECEIVER SYNTHESIZER ASSEMBLY, A2A22

Figure 10-5   Receiver Assembly, A2A21

Figure 10-6   Spectrum Analyzer Assembly, A2A20

Audio Analyzer Section

Input Level Control

Switchable gain amplifiers on the A2A80 Audio Analyzer #1 (see figure 10-7 on page 284) and A2A40 Audio Analyzer #2 (see figure 10-8 on page 285) assemblies keep the audio input signal within a range suitable for the detectors.

AC and DC Level Measurements

Detected voltages from the Peak+, Peak –, and RMS detectors are measured on the A2A33 Measurement assembly. The Controller calculates the displayed value taking into account the detector selected from the front panel, the gain of the amplifiers, and the source of the input signal (demodulators, front panel).

Distortion and SINAD Measurements

Distortion and SINAD can be measured on 300 Hz to 10 kHz audio signals. The Controller calculates distortion and SINAD by comparing the ratio of the voltage after the variable notch filter to the ratio of the voltage before the notch filter.

Oscilloscope Functions

The Test Set has no specialized oscilloscope assemblies. The A2A80 and A2A40 Audio Analyzer assemblies, A2A33 Measurement assembly (see figure 10-9 on page 286), and the Controller work together to perform the oscilloscope functions.

The audio signal to be displayed goes from the A2A40 Audio Analyzer 2 assembly to a sampler on the A2A33 Measurement assembly (the same sampler used by the Spectrum Analyzer). The Controller calculates the display level by taking the value of the measured signal at each point of the sweep, the gain of the signal path in the Audio Analyzer assemblies, and the volts-per-division setting.

The oscilloscope's trigger signals from the side-panel connector, the A2A32 Signaling Source/Analyzer assembly (figure 10-10 on page 287), and the internal trigger signal are used by the A2A33 Measurement assembly and the Controller to determine when to start the scope sweep. The Controller adds the pre-triggering time entered from the front panel.

Figure 10-7   **Audio Analyzer 1, A2A80**

Figure 10-8   Audio Analyzer 2, A2A40

Figure 10-9   Measurement Assembly, A2A33

Figure 10-10   Signaling Assembly, A2A32

Audio Generator Section

Waveform Generation

The A2A32 Signaling assembly, see figure 10-11 on page 289, obtains frequency and wave shape information from the A2A31 DCU assembly. Waveform values are calculated real-time by a digital waveform synthesis IC. The LFS1 output is always a sine-wave. The LFS2 output is a sine-wave unless one of the function generator waveforms is selected, or signaling is selected from the front panel.

Level Control

Audio level is controlled by the A2A44 Modulation Distribution assembly, see figure 10-12 on page 290, by using a DAC and variable attenuators. The leveled audio signal is passed on to the RF Generator section.

Figure 10-11   Signaling Assembly, A2A32

Figure 10-12   Modulation Distribution Assembly, A2A44

RF Generator Section

Frequency Generation

The A2A25 Signal Generator Synthesizer (figure 10-13 on page 293) develops a 500 MHz to 1000 MHz signal which is phase-locked to the 200 kHz reference from the A2A23 Reference Assembly (figure 10-17 on page 298). An out-of-lock indicator LED lights if the phase-lock-loop is out-of-lock. When you turn the Test Set's power on, the LED lights for a few seconds then goes out. If it stays on or comes on again, the loop is out-of-lock.

The A2A24 Output Section assembly (figure 10-15 on page 295) develops the RF Generator's 0.4 to 1000 MHz frequency range by mixing, dividing, or passing the 500 MHz to 1000 MHz from the Signal Generator Synthesizer. The frequencies are derived as shown in table 10-2 .

The A2A110 Upconverter assembly (figure 10-16 on page 296) develops the RF generator's 1.2 to 2.0 GHz range by mixing the 800-1000 MHz signal from the output section with a 1.5-3.0 GHz LO.

Table 10-2   IF Frequencies

Output Frequency	Derivation
400 kHz - 250 MHz	mix
250 MHz - 500 MHz	divide
500 MHz - 1 GHz	pass
1.7 GHz - 2.0 GHz	mix

Level Control

The A2A44 Output Section assembly (figure 10-15 on page 295) has an automatic-level-control (ALC) loop that acts as a vernier control of RF level between –2 and +9 dBm. A step attenuator in the A2A130 RF Input/Output assembly takes the level down to –127 dBm (–137 dBm at the RF IN/OUT connector) in 5 dB steps.

Assemblies that affect output level calibration have factory-generated calibration data stored in the Test Set's EEPROM. Calibration data is fed to the digital-to-analog-converters which control level-adjustable devices in the RF path. These assemblies are:

• A2A200 100W Attenuator

• A2A130 RF Input/Output

• A2A24 Output Section

Modulation

Amplitude modulation (AM) is done on the A2A24 Output Section assembly. The modulating signal from the A2A44 Modulation Distribution assembly is applied to the ALC loop's control voltage.

IQ modulation is done on the A2A120 LO IF/IQ Modulator assembly (see). The IQ signal from the A2A34 Data Buffer is modulated onto the RF signal from the A2A25 Signal Generator Synthesizer assembly.

Figure 10-13   Signal Generator Synthesizer Assembly, A2A25

Figure 10-14   IQ Modulator (Part of IQ Modulator/REF RCVR Assembly), A2A120

I/Q MODULATOR, A2A120

Figure 10-15   RF Output Assembly, A2A24

Figure 10-16   Upconverter Assembly, A2A110

Reference/Regulator Section

Reference

All frequencies are derived from a 10 MHz reference which can come from an external reference or from a 10 MHz crystal oscillator on the A2A23 Reference assembly (see figure 10-17 on page 298). The Reference assembly develops the local oscillator (LO) and reference signals needed by the assemblies that make up the RF generator, RF analyzer, spectrum analyzer, and the A2A33 Measurement assembly. The Reference assembly includes an oven controlled high stability timebase crystal oscillator, or a rubidium oscillator (OPTION AY5).

Power Supply Regulators

Power supply regulators are distributed to all of the modules and assemblies by the A3A1 Power Supply Regulator assembly (see figure 10-18 on page 299) through the motherboard.

Power Supply

The A3A2 Power Supply assembly is a switching type supply. The power supply generates five different dc supplies. They are:

- +5.5 Vdc
- +13.4 Vdc
- −13.4 Vdc
- +43.5 Vdc
- −12 Vdc AUX

Power Supply voltages are distributed to all of the modules and assemblies through the motherboard.

Figure 10-17   High Stability Reference Assembly, A2A23

Figure 10-18 **Power Supply Regulator Assembly, A3A1**

Test Set Control Section

Digital Control

The Test Set's Digital Control is driven by two assemblies:

- A2A30 Memory/SBRC (see figure 10-19 on page 301)

- A2A31 Digital Controller Unit (DCU) (see figure 10-20 on page 302)

The DCU receives user control information by either the A2A70 Control Interface or by the front panel. Operating firmware on the A2A30 Memory/SBRC is then used by the A2A31 DUC to generate digital control for the Test Set. The digital control bus information is passed back to the A2A30 Memory/SBRC which controls most of the Test Set's modules and assemblies.

Display

The Test Set's Display data is first generated by the DCU and then passed on to the A20 CRT drive. The A20 CRT drive converts the digital information into analog vertical and horizontal drive signals for the A22 CRT display. The A20 CRT drive also provides brightness and contrast signals for the A22 CRT display.

Figure 10-19   Memory/SBRC Assembly, A2A30

Figure 10-20   **Digital Controller Unit Assembly, A2A31**

TDMA

The Test Set includes Time Division Multiple Access (TDMA) digital signal processing hardware and firmware to test the transmitter and receiver portions of TDMA base stations (see figures 10-21, 10-22, 10-23, and 10-24). TDMA permits the selective addition of I/Q Modulation to the Test Set's RF output to accommodate the TDMA format. TDMA functions include I/Q demodulation and analysis capability, I/Q encoding and modulation, and timing generation and synchronization.

TDMA Analysis

The analysis is accomplished by downconverting a 114.3 MHz IF signal from the Test Set to 700 kHz for processing by the DSP board.

TDMA Generation

The Test Set generates digital data with the transmit DSP board, encodes the data using p/4 DQPSK, and then modulates the signal using the I/Q modulator before sending the signal to the output. The Test Set will lock to several different time base reference frequencies. For instance, it can lock to the base station or to another external reference.

Figure 10-21   Transmit DSP, A2A34

Figure 10-22   Receive DSP, A2A36

RECEIVE DIGITAL SIGNAL PROCESSOR ASSEMBLY, A2A36

Figure 10-23   Premodulation Filter, A2A100

Figure 10-24   Reference Receiver/IQ Modulator, A2A120

CDPD

CDPD Analysis

The Test Set down converts the CDPD signal to 114.3 MHz IF, see figure 10-25 on page 309. This 114.3 MHz IF is passed to the Cellular Adapter's receiver where it is converted to 700 MHz and passed to the RX DSP for analysis. The signal is checked for valid CDPD data using the A2A135 directional coupler and the DSP on the A2A35 CDPD assembly.

CDPD Generation

A CDPD data signal is generated by the DSP on the CDPD assembly, see figure 10-25 on page 309. It is then encoded with 0.5 GMSK then passed back to the RF I/Q modulator for amplitude control before being amplified and transmitted by the Test Set.

A2A135 CDPD Directional Coupler & Serial Switch

The directional coupler passes part of the received CDPD signal to the CDPD module while blocking the transmitted signal. This allows the CDPD module to detect valid CDPD signals. The serial switch board allows the Test Set to send commands to either the CDPD module or the Premod Filter assembly.

A2A35 CDPD Assembly

The A2A35 CDPD assembly performs all of the CDPD signal generation and detects a valid CDPD signal from the base station, see figure 10-25 on page 309. The only way to control the CDPD assembly is over the serial bus using the IBASIC controller built into the Test Set. See table 10-25 on page 309 for a description of the signals and waveforms expected from the connectors of the A2A35 assembly.

Figure 10-25   CDPD

Table 10-3   CDPD Assembly Signals & Waveforms

	Signal Description
J6	Baseband 0.5 GMSK - Unmodulated CDPD data signal that is passed to the OPTIONAL CDPD MOD OUT side connector; and the OPTIONAL CDPD MOD OUT side connector must be connected to the MODULATION INPUT side connector. This will be active when running the RF loopback test in diagnostics.
J5	Receiver In - Modulated CDPD data signal received from the directional coupler (A2A135). Will be active when running the RF loopback test in the diagnostics.
J3	10 MHz Reference In - 10 MHz reference signal from the Premod Filter assembly.
J4	Amplitude Control - DC control signal for fast switching of the CDPD RF signal.
J2	Power -15V, GND, +5V, +15V
P2	Serial Communications - Serial control bus to/from the Serial Switch Board
P3	Valid CDPD - Notifies the DSP that a valid CDPD signal is being received. This is a DC signal.

11   Error Messages

General Information About Error Messages

Several types of messages may be displayed on the Test Set's screen. Error messages usually appear at the top of the start-up or default screen as shown in figure 11-1.

Figure 11-1   **Error Message Location**

Error messages descriptions can be found in several manuals. See "Which Document is Required?" on page 33.

The type of message determines which manual to refer to for more information. There are four types of messages:

- Positive numbered error messages
- IBASIC error messages
- GPIB error messages
- Text only messages

The following paragraphs give a brief description of each message format and direct you to the manual to look in for information about error messages displayed in that format.

NOTE   Beeper Operation: messages are always accompanied by a beep from the internal speaker unless the `Beeper` field on the INSTRUMENT CONFIGURE screen is set to `Off`.

CAUTION   IF YOU HEAR A LOUD SIREN OR WARBLING SOUND, THIS IS THE OVER POWER WARNING!

Remove power from the side panel connectors RF IN/OUT, DUPLEX OUT, and
ANTENNA IN connectors. NEVER turn off the Test Set while RF power is being applied
to these connectors. After RF power is removed, turn the Test Set off and then back on.
The Test Set should power up in its factory preset state (unless a POWERON
Save/Recall register was saved). The siren should not come back on.

Power-Up Self-Test Error Messages

The following message is typical of an error message you might encounter on the Test Set's power-up.

```
One or more self tests failed. Error code: 0080
```

In this example, the hexadecimal code 0080 corresponds to the error message "Keyboard Failure (stuck key)." For examples of other power-up error messages, see "Reading Front Panel or GPIB Codes" on page 54.

Diagnostics Messages

The following message may occur when initiating and running the Functional Diagnostics program.

`Direct latch write occurred. Cycle power when done servicing.`

For other diagnostic messages see "Frequently Encountered Diagnostic Messages" on page 75.

When a measurement is out of limits, a message is displayed at the end of the test which indicates the following:

*   Suspected faulty assembly.

*   Confidence level of the assertion: low, medium, or high

*   Failure code

For a description of the test, including an interpretation of the failure codes, see Chapter 3, "Troubleshooting" on page 47.

Calibration Download Failure Error Message

The following message occurs at powerup when the downloading of calibration data is unsuccessful or a RAM initialization is performed.

`Cal file checksum incorrect. File reset to default values.`

It indicates that the calibration data is corrupt, and although the Test Set will function, measurements will be inaccurate. Calibration data is downloaded from a memory card when certain assemblies are replaced, or it is generated when the Periodic Calibration program is run. This message will not occur again at powerup unless another unsuccessful downloading occurs.

Flash ROM Firmware Upgrade Error Messages

Test Set's firmware is stored in flash ROMs. With flash ROMs, the firmware can be quickly upgraded with new firmware from a memory card. It is not necessary to open the Test Set and replace individual ICs. Should problems arise in the process of uploading the new firmware, the user is notified by messages on the display which state the situation and suggest any actions to be taken.

The firmware upgrade process begins when the user inserts the firmware upgrade memory card into the front-panel memory card socket and turns the Test Set on. The Test Set notes the presence of a valid firmware upgrade card and proceeds to upload the firmware on the memory card into the flash ROMs on the A2A31 Controller assembly. Any failures that occur during the upload process are immediately reported and the upload is aborted.

The error messages that may be displayed during a firmware upgrade are listed in alphabetical order in the following paragraphs. Supplemental fault information is included.

Memory Card Checksum Error

The memory card may be at fault. The card reader on the Memory board could also be faulty.

Memory Card Read Error

This error will always appear if the user removes the memory card during the upload process. The memory card itself could be faulty or, less likely, the card reader on the Memory board.

Memory Erase Error

This fault is most likely caused by either the flash ROMs themselves or the controller circuits. In either case replace the A2A31 Controller assembly.

Memory Write Error

This fault is most likely caused by either the flash ROMs themselves or the controller circuits. In either case replace the A2A31 Controller assembly.

Programming Voltage Error

The programming voltage is supplied to the flash ROMs from the power supply through the Controller assembly. The fault is most likely on the Controller but can be caused by the Filter/Regulator assembly.

ROM Checksum Error

With the new firmware loaded into the Test Set's flash ROMs, the checksum on the ROM is tested. A faulty checksum is most likely caused by the flash ROMs themselves or possibly the controller circuits. In either case replace the A2A31 Controller assembly.

Self-Calibration Error Messages

Voltmeter Self Calibration Failed. Error = 223, 0x0000ffff (EXAMPLE)

The example noted above is one of many messages that may occur during self-calibration. When the Test Set is powered up and at timed intervals for certain measurements, the Test Set calibrates itself internally. Calibration usually takes 20 to 30 ms. The following measurements are calibrated at these timed intervals:

- Voltmeter: approximately every 3 minutes
- Counter: approximately every 3 minutes
- Oscilloscope: approximately every 3 minutes
- Spectrum Analyzer: approximately every 4 minutes

Should a self-calibration fail, an error message is displayed. The error code (223, 0x0000ffff in the example above) will vary depending on the particular failure. Failures of this type are generally caused by hardware. Since a general self-calibration occurs immediately after power-up, these failures often appear as though they are power-up self-test errors.

When a self-calibration failure occurs, check the A2A33 Measurement assembly first since most of the measurement circuitry described above is located on it. However, in the case of the spectrum analyzer calibration, check the A2A20 Spectrum Analyzer assembly first. The A2A23 Reference assembly may also cause its own self-calibration failure or a Spectrum Analyzer error message. (The error message in the example above can be generated by unplugging the A2A23 Reference before powering up the Test Set.)

After displaying a self-calibration error message, the Test Set will proceed with the measurement using default calibration factors. Depending on the nature of the failure, subsequent measurements may look normal. The error message will persist.

Text Only Error Messages

Text only error messages are generally associated with manual operation of the Test Set. Text only error messages can also be displayed while running the Test Set's built-in diagnostic or calibration utility programs. Diagnostic messages are described in "Frequently Encountered Diagnostic Messages" on page 75.

Text only error messages take the form:

    This is an error message.

For example:

- `Input value out of range` - occurs when trying to set a value above or below its capability (such as attempting to set the `RF Gen Freq` field to 2.1 GHz).

- `Turn off either AM or FM setting` - occurs when trying to perform simultaneous AM and FM modulation.

Positive Numbered Error Messages

Positive numbered error messages usually occur when trying to save or retrieve an IBASIC file, or when trying to run a faulty IBASIC program. Refer to the Instrument BASIC User's Handbook for information on IBASIC error messages.

Positive numbered error messages take the form:

```
ERROR XX "error message"
```

For example:

- `Error 54 Duplicate file name` - occurs when trying to save a file to a device where a file with the same name already exists.

- `Error 5 Improper Context Terminator` - occurs when an END, SUBEND, or FNEND statement is not present in the program when required.

IBASIC Error Messages

IBASIC Error Messages are associated with IBASIC language operation. IBASIC error messages can have both positive and negative numbers (but always start with "IBASIC Error:"). Refer to the Instrument BASIC User's Handbook for information on positive numbered error messages. Refer to the GPIB Error Messages section of the *8935 Reference Guide* for information on negative numbered error messages (the error message associated with a negative number is the same for GPIB errors and IBASIC errors).

IBASIC error messages take the form:

```
IBASIC Error: -XX error message
```

For example:

```
IBASIC Error: -286 Program runtime error
```

GPIB Error Messages

GPIB Error Messages are associated with GPIB operation. Refer to the 8935 Reference Guide for information on GPIB error messages.

GPIB error messages take the form:

```
HP-IB Error: -XX error message
```

or

```
HP-IB Error error message
```

For example:

```
HP-IB Error: -410 Query INTERRUPTED.
```

or

```
HP-IB Error: Input value out of range.
```

Non-Recoverable Firmware Error

This error occurs when the Test Set encounters a condition that the firmware doesn't understand - causing the Test Set to halt operation until power is cycled. The message appears in the center of the Test Set's display and (except for the two lines in the second paragraph) has the form:

```
Non-recoverable firmware error. Please record the 2 lines oftext below a
nd contact Agilent Technologies through your local service center or by
calling 1-800-827-3848 (USA, toll-free)
ask to speak to the 8935 Service Engineer.
```

```
  'Address error exception'
   at line number 0
```

Follow the instructions in the message.

Unfortunately, you cannot recover from this condition without turning the Test Set off. The error may not reoccur when you turn the Test Set back on and rerun the test where the error message first occurred. If the failure reoccurs, you should record exactly what the configuration of the instrument was when the error appeared, and contact Agilent. This information will help us determine the proper course of action for your repair.

If This Error Occurs at Power-Up

If the Test Set displays this error when first powered up, disabling Test Set operation, it could be related to the `Autostart` field on the main TESTS screen. This field causes the Test Set to automatically run the last program loaded in memory when the Test Set is powered up. If the program is corrupted, the Test Set will automatically "lock up."

The only way to recover from this condition is to clear the Test Set's operating RAM. This will clear any IBASIC program, Save/Recall registers, and RAM disks that have been saved, as well as two calibration factors. The calibration factors are easily re-entered; the IBASIC programs, Save/Recall registers, and RAM disks must be re-loaded or re-initialized after clearing memory.

To clear the Test Set's RAM:

1. Turn the Test Set off.

2. Hold the **RF Anl** and **HZ/**μ**V** keys down.

3. Turn the power on (with the buttons still held down) and wait until the initial power-up screen is displayed.

Use the following procedure to re-enter the two calibration factors that were erased when RAM is cleared. Use the GENERATOR ANALYZER screen keys (to the left of the cursor control knob) to access the required screens.

1. Access the RF GENERATOR screen and select `DC FM Zero` (under the `FM Coupling` field).

2. Disconnect any cables from the ANT IN or RF IN/OUT connectors.

3. Access the RF ANALYZER screen and select `Zero` under the `TX Pwr Zero` field.

Index

troubleshooting, 81, 160
calibration factors, 164
calibration, internal, 318
carrier feedthrough, minimizing, 172
CDPD
  signal analysis, 308
  signal generation, 308
  test system block diagram, 308
  test system overview, 308
CDPD assembly (A2A35)
  block diagram, 308
  description, 308
CDPD Diagnostics. *See* diagnostics
CDPD Directional Coupler & Switch assembly
    (A2A135)
  description, 308
CDPD Directional Coupler and Switch assembly
    (A2A135)
  disassembly, 124
CDPD Directional Coupler assembly (A2A135)
  disassembly, 142
CDPD performance test, 221
cleaning
  air filter, 96
  assemblies, 96
clearing RAM, 88
clock, real-time, 96
C-MESS FLTR. *See* Audio Filters (A2A80A1,
    A2A80A2)
codes. *See* failure codes
Control Interface assembly (A2A70)
  disassembly, 116
  parts identification, 146
Controller assembly (A2A31)
  block diagram, 302
  parts identification, 141
Counter Connection field, SERVICE screen, 87
covers
  parts identification, 138

D

DACs
  IQ, 172
  settings, 87
  timebase reference, 171
Data Buffer assembly (A2A34)
  parts identification, 141
DC Level Accuracy (AF Analyzer) performance test,
    200
DC Level Accuracy (AF Generator) performance test,
    194
description
  assemblies, 38
diagnostic error messages, 75
diagnostic self-test LED codes, 54
diagnostics
  AF Diagnostics
    accessing, 65
    All Audio Tests, 65
    Audio Analyzer 1 External Paths, 65
    Audio Analyzer 1 Internal Paths, 65

Audio Analyzer 2, 65
    Audio Frequency Generators 1 and 2, 65
    Down Converter, 66
    Mod Distribution External Paths, 65
    Mod Distribution Internal Paths, 65
    Preliminary Audio Path, 65
    Spectrum Analyzer, 66
  CDPD Diagnostics
    CDPD Module Loopback, 70, 90
    CDPD Module Self Test, 70, 90
    CDPD Receiver DSP, 70, 90
    CDPD RF Loopback, 70, 90
  Functional Diagnostics
    accessing, 60
    Analog Modulation, 63
    Power Supplies, 64
    RF Modules, 63
    Self-Test, 64
    TDMA Loopback, 63
  RF Diagnostics
    accessing, 66
    All RF Tests, 66
    Output, 66
    Receiver, 66
    Receiver Synthesizer, 66
    Reference, 66
    RF Input/Output, 66
    Signal Generator Synthesizer, 66
    Upconverter, 66
  TDMA Diagnostics
    accessing, 67
diagnosticsCDPD Diagnostics
  accessing, 70, 90
disassembly
  Attenuator assembly (A2A200), 122
  Audio 1 assembly (A2A80), 114
  Audio Filters (A2A80A1, A2A80A2), 114
  Batter Holder assembly (A3A4), 129
  CDPD Directional Coupler and Switch assembly
      (A2A135), 124
  CDPD Directional Coupler assembly (A2A135), 142
  Control Interface assembly (A2A70), 116
  Display assembly (A1A1), 109
  Downconverter assembly (A2A115), 118
  external covers, 104
  Fan assembly (A3B1), 129
  Front Panel assembly (A1), 109
  internal bottom cover, 107
  internal covers, 104
  Keypad assembly (A1A2), 109
  Line Module assembly (A3A3), 129
  Motherboard assembly (A2A1), 122
  PC Board assemblies (A2), 111
  PCMCIA Card Reader assembly (A2A10), 115
  Power Supply assembly (A3A2), 127
  Premod Filter assembly (A2A100), 120
  Rear Panel assembly (A3), 126
  REF RX/IQ Mod assembly (A2A120), 120
  Regulator assembly (A3A1), 127

Index

diagnostic codes, 54
failure codes, 48
out-of-lock indicators, 79
power supply, 52
UNLOCK LED, 68
Level Accuracy (RF Analyzer) performance test, 205
Level Accuracy (RF Generator) performance test, 187
Line Module assembly (A3A3)
  disassembly, 129
  parts identification, 150

M

maintenance. *See* preventative maintenance
manuals, 33, 44
Measurement assembly (A2A33)
  block diagram, 286
  parts identification, 140
memory backup battery (rear panel), 98
memory card. *See* PC card
Memory/SBRC assembly (A2A30)
  block diagram, 301
  parts identification, 141
Mod Distribution assembly (A2A44)
  block diagram, 290
  parts identification, 140
Modulation Accuracy (TDMA Analyzer) performance
    test, 217
Modulation Accuracy (TDMA Generator)
    performance test, 215
module swap. *See* troubleshooting, assembly swap
Motherboard assembly (A2A1)
  disassembly, 122
  parts identification, 149

N

non-recoverable firmware error, 323

O

ordering parts, 45

P

parts
  ordering information, 45
parts identification
  Attenuator assembly (A2A200), 145
  Audio 1 assembly (A2A80), 141
  Audio 2 assembly (A2A40), 140
  Audio Filters (A2A80A1, A2A80A2), 141
  Batter Holder assembly (A3A4), 150
  cables, 151, 152
  Control Interface assembly (A2A70), 146
  Controller assembly (A2A31), 141
  covers, 138
  Data Buffer assembly (A2A34), 141
  Display assembly (A1A1), 139
  Display Driver assembly (A2A50), 140
  Downconverter assembly (A2A115), 147
  Fan assembly (A3B1), 150
  Front Panel assembly (A1), 139

Keypad assembly (A1A2), 139
Line Module assembly (A3A3), 150
Measurement assembly (A2A33), 140
Memory/SBRC assembly (A2A30), 141
Mod Distribution assembly (A2A44), 140
Motherboard assembly (A2A1), 149
PC Board assemblies (A2), 140
PCMCIA assembly (A2A10), 144
Power Supply assembly (A3A2), 150
Power Switch assembly (A3S1), 150
Premod Filter assembly (A2A100), 148
Rcvr Synth assembly (A2A23), 140
Rear Panel assembly (A3), 150
Receiver assembly (A2A21), 140
Receiver DSP assembly (A2A36), 141
REF RX/IQ Mod assembly (A2A120), 148
Regulator assembly (A3A1), 150
RF I/O assembly (A2A130), 147
RF Output assembly (A2A24), 140
RPG assembly (A1A3), 139
Rubidium Reference assembly (A2A15), 143
Sig Gen Synth assembly (A2A25), 140
Signal Source assembly (A2A32), 140
Spectrum Analyzer assembly (A2A20), 140
subframe (for Motherboard), 149
Upconverter assembly (A2A110), 147
parts list, 153, ??–158
PC Board assemblies (A2)
  disassembly, 111
  parts identification, 140
PC card battery, 99
PCMCIA assembly (A2A10)
  parts identification, 144
PCMCIA Card Reader assembly (A2A10)
  disassembly, 115
PCMCIA card. *See* PC card
performance test record, 223–271, ??–271
performance tests
  AC Level Accuracy (AF Analyzer), 197
  AC Level Accuracy (AF Generator), 193
  Amplitude Accuracy (Oscilloscope), 203
  CDPD, 221
  Channel Power Level Accuracy (CDMA Analyzer),
    219
  DC Level Accuracy (AF Analyzer), 200
  DC Level Accuracy (AF Generator), 194
  Distortion (AF Analyzer), 199
  equipment required, 174
  FM Accuracy (RF Analyzer), 206
  FM Accuracy (RF Generator), 180
  FM Bandwidth (RF Analyzer), 210
  FM Distortion (RF Analyzer), 208
  FM Distortion (RF Generator), 178
  FM Flatness (RF Generator), 182
  Frequency Accuracy (AF Generator), 196
  Frequency Accuracy to 100 kHz (AF Analyzer), 201
  Frequency Accuracy to 400 kHz (AF Analyzer), 202
  Harmonics Spectral Purity (RF Generator), 191
  how to use, 174

Index